summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM
diff options
context:
space:
mode:
authorBradley Smith <bradley.smith@arm.com>2016-01-15 10:25:35 +0000
committerBradley Smith <bradley.smith@arm.com>2016-01-15 10:25:35 +0000
commit519563e371e6d4294b1a62ffe444bf68d6267cc8 (patch)
treecb66cf98e2593b5ca3dac1afc0241b1e1eeda5b8 /llvm/test/MC/ARM
parentd9a99ce53d7d84aad8f7019b4628020f51046f25 (diff)
downloadbcm5719-llvm-519563e371e6d4294b1a62ffe444bf68d6267cc8.tar.gz
bcm5719-llvm-519563e371e6d4294b1a62ffe444bf68d6267cc8.zip
[ARM] Add SDIV/UDIV instructions to ARMv8-M Baseline
llvm-svn: 257880
Diffstat (limited to 'llvm/test/MC/ARM')
-rw-r--r--llvm/test/MC/ARM/thumbv8m.s8
1 files changed, 8 insertions, 0 deletions
diff --git a/llvm/test/MC/ARM/thumbv8m.s b/llvm/test/MC/ARM/thumbv8m.s
index 0127ca8b845..f61d00f1055 100644
--- a/llvm/test/MC/ARM/thumbv8m.s
+++ b/llvm/test/MC/ARM/thumbv8m.s
@@ -21,6 +21,14 @@ mov.w r0, r0
// CHECK: isb sy @ encoding: [0xbf,0xf3,0x6f,0x8f]
isb sy
+// 'Code optimization'
+
+// CHECK: sdiv r1, r2, r3 @ encoding: [0x92,0xfb,0xf3,0xf1]
+sdiv r1, r2, r3
+
+// CHECK: udiv r1, r2, r3 @ encoding: [0xb2,0xfb,0xf3,0xf1]
+udiv r1, r2, r3
+
// 'XO generation'
// CHECK: movw r1, #65535 @ encoding: [0x4f,0xf6,0xff,0x71]
OpenPOWER on IntegriCloud