summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV
diff options
context:
space:
mode:
authorSam Elliott <selliott@lowrisc.org>2019-10-28 09:52:21 +0000
committerSam Elliott <selliott@lowrisc.org>2019-10-28 09:54:33 +0000
commit7214f7a79f4bf791e5c6726757dbcec143f0aa91 (patch)
treeacfdc8b7f7f79a3276930d1337e8df3789808706 /llvm/test/CodeGen/RISCV
parentda68fd8f81602f388b4a603518fede7fcafd3bc1 (diff)
downloadbcm5719-llvm-7214f7a79f4bf791e5c6726757dbcec143f0aa91.tar.gz
bcm5719-llvm-7214f7a79f4bf791e5c6726757dbcec143f0aa91.zip
[RISCV] Lower llvm.trap and llvm.debugtrap
Summary: Until this commit, these have lowered to a call to abort(). `llvm.trap()` now lowers to `unimp`, which should trap on all systems. `llvm.debugtrap()` now lowers to `ebreak`, which is exactly what this instruction is for. Reviewers: asb, luismarques Reviewed By: asb Subscribers: hiraditya, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, kito-cheng, shiva0217, jrtc27, MaskRay, zzheng, edward-jones, rogfer01, MartinMosbeck, brucehoult, the_o, rkruppe, PkmX, jocewei, psnobl, benna, Jim, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D69390
Diffstat (limited to 'llvm/test/CodeGen/RISCV')
-rw-r--r--llvm/test/CodeGen/RISCV/intrinsics/trap.ll38
1 files changed, 38 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/RISCV/intrinsics/trap.ll b/llvm/test/CodeGen/RISCV/intrinsics/trap.ll
new file mode 100644
index 00000000000..e85073518ab
--- /dev/null
+++ b/llvm/test/CodeGen/RISCV/intrinsics/trap.ll
@@ -0,0 +1,38 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
+; RUN: | FileCheck -check-prefix=RV32I %s
+; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
+; RUN: | FileCheck -check-prefix=RV64I %s
+
+; Verify that we lower @llvm.trap() and @llvm.debugtrap() correctly.
+
+declare void @llvm.trap()
+declare void @llvm.debugtrap()
+
+define void @test_trap() nounwind {
+; RV32I-LABEL: test_trap:
+; RV32I: # %bb.0:
+; RV32I-NEXT: unimp
+; RV32I-NEXT: ret
+;
+; RV64I-LABEL: test_trap:
+; RV64I: # %bb.0:
+; RV64I-NEXT: unimp
+; RV64I-NEXT: ret
+ tail call void @llvm.trap()
+ ret void
+}
+
+define void @test_debugtrap() nounwind {
+; RV32I-LABEL: test_debugtrap:
+; RV32I: # %bb.0:
+; RV32I-NEXT: ebreak
+; RV32I-NEXT: ret
+;
+; RV64I-LABEL: test_debugtrap:
+; RV64I: # %bb.0:
+; RV64I-NEXT: ebreak
+; RV64I-NEXT: ret
+ tail call void @llvm.debugtrap()
+ ret void
+}
OpenPOWER on IntegriCloud