summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MIR/X86
diff options
context:
space:
mode:
authorAlex Lorenz <arphaman@gmail.com>2015-06-23 22:39:23 +0000
committerAlex Lorenz <arphaman@gmail.com>2015-06-23 22:39:23 +0000
commit51af160f4c2d09282a73af00b04cb6a49da51aa7 (patch)
tree3f1da2d04fde7a88ebda378be85bffbd6062cf73 /llvm/test/CodeGen/MIR/X86
parentadbde27d2d1bae85d8a7949ee4f7a5579c5493c2 (diff)
downloadbcm5719-llvm-51af160f4c2d09282a73af00b04cb6a49da51aa7.tar.gz
bcm5719-llvm-51af160f4c2d09282a73af00b04cb6a49da51aa7.zip
MIR Parser: Use correct source locations for machine instruction diagnostics.
This commit translates the source locations for MIParser diagnostics from the locations in the machine instruction string to the locations in the MIR file. Reviewers: Duncan P. N. Exon Smith Differential Revision: http://reviews.llvm.org/D10574 llvm-svn: 240474
Diffstat (limited to 'llvm/test/CodeGen/MIR/X86')
-rw-r--r--llvm/test/CodeGen/MIR/X86/expected-machine-operand.mir2
-rw-r--r--llvm/test/CodeGen/MIR/X86/missing-comma.mir2
-rw-r--r--llvm/test/CodeGen/MIR/X86/missing-instruction.mir2
-rw-r--r--llvm/test/CodeGen/MIR/X86/unknown-instruction.mir2
-rw-r--r--llvm/test/CodeGen/MIR/X86/unknown-register.mir2
-rw-r--r--llvm/test/CodeGen/MIR/X86/unrecognized-character.mir2
6 files changed, 6 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/MIR/X86/expected-machine-operand.mir b/llvm/test/CodeGen/MIR/X86/expected-machine-operand.mir
index 262cd8bc39a..685f3bfe31a 100644
--- a/llvm/test/CodeGen/MIR/X86/expected-machine-operand.mir
+++ b/llvm/test/CodeGen/MIR/X86/expected-machine-operand.mir
@@ -13,7 +13,7 @@ name: foo
body:
- name: entry
instructions:
- # CHECK: 1:16: expected a machine operand
+ # CHECK: [[@LINE+1]]:24: expected a machine operand
- '%eax = XOR32rr ='
- 'RETQ %eax'
...
diff --git a/llvm/test/CodeGen/MIR/X86/missing-comma.mir b/llvm/test/CodeGen/MIR/X86/missing-comma.mir
index 76fea10e8b0..dc06a87dc4b 100644
--- a/llvm/test/CodeGen/MIR/X86/missing-comma.mir
+++ b/llvm/test/CodeGen/MIR/X86/missing-comma.mir
@@ -13,7 +13,7 @@ name: foo
body:
- name: entry
instructions:
- # CHECK: 1:21: expected ',' before the next machine operand
+ # CHECK: [[@LINE+1]]:29: expected ',' before the next machine operand
- '%eax = XOR32rr %eax %eflags'
- 'RETQ %eax'
...
diff --git a/llvm/test/CodeGen/MIR/X86/missing-instruction.mir b/llvm/test/CodeGen/MIR/X86/missing-instruction.mir
index 0cf4371d349..e18b667bae4 100644
--- a/llvm/test/CodeGen/MIR/X86/missing-instruction.mir
+++ b/llvm/test/CodeGen/MIR/X86/missing-instruction.mir
@@ -13,6 +13,6 @@ name: foo
body:
- name: entry
instructions:
- # CHECK: 1:1: expected a machine instruction
+ # CHECK: [[@LINE+1]]:9: expected a machine instruction
- ''
...
diff --git a/llvm/test/CodeGen/MIR/X86/unknown-instruction.mir b/llvm/test/CodeGen/MIR/X86/unknown-instruction.mir
index 05decaac929..0d1db9f9a3f 100644
--- a/llvm/test/CodeGen/MIR/X86/unknown-instruction.mir
+++ b/llvm/test/CodeGen/MIR/X86/unknown-instruction.mir
@@ -15,6 +15,6 @@ name: foo
body:
- name: entry
instructions:
- # CHECK: 1:1: unknown machine instruction name 'retJust0'
+ # CHECK: [[@LINE+1]]:8: unknown machine instruction name 'retJust0'
- retJust0
...
diff --git a/llvm/test/CodeGen/MIR/X86/unknown-register.mir b/llvm/test/CodeGen/MIR/X86/unknown-register.mir
index c5d349345dc..59284f99a6d 100644
--- a/llvm/test/CodeGen/MIR/X86/unknown-register.mir
+++ b/llvm/test/CodeGen/MIR/X86/unknown-register.mir
@@ -15,7 +15,7 @@ name: foo
body:
- name: entry
instructions:
- # CHECK: 1:1: unknown register name 'xax'
+ # CHECK: [[@LINE+1]]:9: unknown register name 'xax'
- '%xax = MOV32r0'
- 'RETQ %xax'
...
diff --git a/llvm/test/CodeGen/MIR/X86/unrecognized-character.mir b/llvm/test/CodeGen/MIR/X86/unrecognized-character.mir
index b645018c428..0fd504fb5bb 100644
--- a/llvm/test/CodeGen/MIR/X86/unrecognized-character.mir
+++ b/llvm/test/CodeGen/MIR/X86/unrecognized-character.mir
@@ -13,6 +13,6 @@ name: foo
body:
- name: entry
instructions:
- # CHECK: 1:1: unexpected character '`'
+ # CHECK: [[@LINE+1]]:9: unexpected character '`'
- '` RETQ'
...
OpenPOWER on IntegriCloud