summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MIR/X86/stack-objects.mir
diff options
context:
space:
mode:
authorPuyan Lotfi <puyan@puyan.org>2018-01-31 22:04:26 +0000
committerPuyan Lotfi <puyan@puyan.org>2018-01-31 22:04:26 +0000
commit43e94b15ea0c180ebb0fd3e6b697dac4564aaf60 (patch)
treef7934a17bdee8aeebc4f8c00769b5fdd6bd1b9ff /llvm/test/CodeGen/MIR/X86/stack-objects.mir
parentde07acb9a53066cb9c2a3e4bc4edd7be06db17d1 (diff)
downloadbcm5719-llvm-43e94b15ea0c180ebb0fd3e6b697dac4564aaf60.tar.gz
bcm5719-llvm-43e94b15ea0c180ebb0fd3e6b697dac4564aaf60.zip
Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
Diffstat (limited to 'llvm/test/CodeGen/MIR/X86/stack-objects.mir')
-rw-r--r--llvm/test/CodeGen/MIR/X86/stack-objects.mir8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/MIR/X86/stack-objects.mir b/llvm/test/CodeGen/MIR/X86/stack-objects.mir
index a8492a82fe5..1e6e6882ef4 100644
--- a/llvm/test/CodeGen/MIR/X86/stack-objects.mir
+++ b/llvm/test/CodeGen/MIR/X86/stack-objects.mir
@@ -36,8 +36,8 @@ stack:
- { id: 2, type: spill-slot, offset: -32, size: 4, alignment: 4 }
body: |
bb.0.entry:
- MOV32mr %rsp, 1, _, -4, _, %edi
- MOV64mi32 %rsp, 1, _, -16, _, 2
- %eax = MOV32rm %rsp, 1, _, -4, _
- RETQ %eax
+ MOV32mr $rsp, 1, _, -4, _, $edi
+ MOV64mi32 $rsp, 1, _, -16, _, 2
+ $eax = MOV32rm $rsp, 1, _, -4, _
+ RETQ $eax
...
OpenPOWER on IntegriCloud