summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2013-05-29 22:03:55 +0000
committerAndrew Trick <atrick@apple.com>2013-05-29 22:03:55 +0000
commitad6d08ac6fee10978588be3966920a1ce4faf200 (patch)
treeea982504b36354d2e57f4cd7518feb3defa20d80 /llvm/test/CodeGen/ARM
parente3dc7f74bec5f22eeecbad757f7dfdab40fbed12 (diff)
downloadbcm5719-llvm-ad6d08ac6fee10978588be3966920a1ce4faf200.tar.gz
bcm5719-llvm-ad6d08ac6fee10978588be3966920a1ce4faf200.zip
Order CALLSEQ_START and CALLSEQ_END nodes.
Fixes PR16146: gdb.base__call-ar-st.exp fails after pre-RA-sched=source fixes. Patch by Xiaoyi Guo! This also fixes an unsupported dbg.value test case. Codegen was previously incorrect but the test was passing by luck. llvm-svn: 182885
Diffstat (limited to 'llvm/test/CodeGen/ARM')
-rw-r--r--llvm/test/CodeGen/ARM/crash-greedy-v6.ll19
1 files changed, 9 insertions, 10 deletions
diff --git a/llvm/test/CodeGen/ARM/crash-greedy-v6.ll b/llvm/test/CodeGen/ARM/crash-greedy-v6.ll
index bac4d270e05..e165dbdf087 100644
--- a/llvm/test/CodeGen/ARM/crash-greedy-v6.ll
+++ b/llvm/test/CodeGen/ARM/crash-greedy-v6.ll
@@ -1,5 +1,5 @@
; RUN: llc -disable-fp-elim -relocation-model=pic < %s
-; RUN: llc -disable-fp-elim -relocation-model=pic -pre-RA-sched=source < %s | FileCheck %s --check-prefix=SOURCE-SCHED
+; RUN: llc -disable-fp-elim -relocation-model=pic -O0 -pre-RA-sched=source < %s | FileCheck %s --check-prefix=SOURCE-SCHED
target triple = "armv6-apple-ios"
; Reduced from 177.mesa. This test causes a live range split before an LDR_POST instruction.
@@ -12,23 +12,22 @@ for.body.lr.ph: ; preds = %entry
br label %for.body
for.body: ; preds = %for.body, %for.body.lr.ph
-; SOURCE-SCHED: str
-; SOURCE-SCHED: add
-; SOURCE-SCHED: sub
; SOURCE-SCHED: ldr
; SOURCE-SCHED: ldr
-; SOURCE-SCHED: str
-; SOURCE-SCHED: str
-; SOURCE-SCHED: str
-; SOURCE-SCHED: str
; SOURCE-SCHED: add
+; SOURCE-SCHED: ldr
; SOURCE-SCHED: add
+; SOURCE-SCHED: ldr
; SOURCE-SCHED: add
+; SOURCE-SCHED: ldr
; SOURCE-SCHED: add
; SOURCE-SCHED: str
-; SOURCE-SCHED: mov
-; SOURCE-SCHED: bl
+; SOURCE-SCHED: str
+; SOURCE-SCHED: str
+; SOURCE-SCHED: str
; SOURCE-SCHED: ldr
+; SOURCE-SCHED: bl
+; SOURCE-SCHED: add
; SOURCE-SCHED: ldr
; SOURCE-SCHED: cmp
; SOURCE-SCHED: bne
OpenPOWER on IntegriCloud