summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM
diff options
context:
space:
mode:
authorHans Wennborg <hans@hanshq.net>2018-09-26 08:41:50 +0000
committerHans Wennborg <hans@hanshq.net>2018-09-26 08:41:50 +0000
commit4b2e7daa7e5f10f8d7ea35d385d370345bdb6ec5 (patch)
tree203d2597191e17ecd44e3a81c63f29085f9203a7 /llvm/test/CodeGen/ARM
parent684a5f675380ad3e97fbb9b6e6858ee2348f85b3 (diff)
downloadbcm5719-llvm-4b2e7daa7e5f10f8d7ea35d385d370345bdb6ec5.tar.gz
bcm5719-llvm-4b2e7daa7e5f10f8d7ea35d385d370345bdb6ec5.zip
Revert r342870 "[ARM] bottom-top mul support ARMParallelDSP"
This broke Chromium's Android build (https://crbug.com/889390) and the polly-aosp buildbot (http://lab.llvm.org:8011/builders/aosp-O3-polly-before-vectorizer-unprofitable). > Originally committed in rL342210 but was reverted in rL342260 because > it was causing issues in vectorized code, because I had forgotten to > ensure that we're operating on scalar values. > > Original commit message: > > On failing to find sequences that can be converted into dual macs, > try to find sequential 16-bit loads that are used by muls which we > can then use smultb, smulbt, smultt with a wide load. > > Differential Revision: https://reviews.llvm.org/D51983 llvm-svn: 343082
Diffstat (limited to 'llvm/test/CodeGen/ARM')
-rw-r--r--llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg-vec.ll98
-rw-r--r--llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg.ll209
-rw-r--r--llvm/test/CodeGen/ARM/paralleldsp-top-bottom.ll251
3 files changed, 0 insertions, 558 deletions
diff --git a/llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg-vec.ll b/llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg-vec.ll
deleted file mode 100644
index ea60c656a06..00000000000
--- a/llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg-vec.ll
+++ /dev/null
@@ -1,98 +0,0 @@
-; RUN: opt -mtriple=thumbv7-unknown-linux-android -arm-parallel-dsp -S %s -o - | FileCheck %s
-
-@a = local_unnamed_addr global i32 0, align 4
-@b = local_unnamed_addr global i8* null, align 4
-@c = local_unnamed_addr global i8 0, align 1
-@d = local_unnamed_addr global i16* null, align 4
-
-; CHECK-LABEL: @convolve
-; CHECK-NOT: bitcast i16* [[ANY:%[^ ]+]] to i32*
-define void @convolve() local_unnamed_addr #0 {
-entry:
- br label %for.cond
-
-for.cond:
- %e.0 = phi i32 [ undef, %entry ], [ %e.1.lcssa, %for.end ]
- %f.0 = phi i32 [ undef, %entry ], [ %f.1.lcssa, %for.end ]
- %g.0 = phi i32 [ undef, %entry ], [ %g.1.lcssa, %for.end ]
- %cmp13 = icmp slt i32 %g.0, 1
- br i1 %cmp13, label %for.body.lr.ph, label %for.end
-
-for.body.lr.ph:
- %0 = load i16*, i16** @d, align 4
- %1 = load i8*, i8** @b, align 4
- %2 = load i32, i32* @a, align 4
- %3 = sub i32 1, %g.0
- %min.iters.check = icmp ugt i32 %3, 3
- %ident.check = icmp eq i32 %2, 1
- %or.cond = and i1 %min.iters.check, %ident.check
- br i1 %or.cond, label %vector.ph, label %for.body.preheader
-
-vector.ph:
- %n.vec = and i32 %3, -4
- %ind.end = add i32 %g.0, %n.vec
- %4 = mul i32 %2, %n.vec
- %ind.end20 = add i32 %f.0, %4
- %5 = insertelement <4 x i32> <i32 undef, i32 0, i32 0, i32 0>, i32 %e.0, i32 0
- br label %vector.body
-
-vector.body:
- %index = phi i32 [ 0, %vector.ph ], [ %index.next, %vector.body ]
- %vec.phi = phi <4 x i32> [ %5, %vector.ph ], [ %14, %vector.body ]
- %offset.idx = add i32 %g.0, %index
- %6 = mul i32 %2, %index
- %offset.idx21 = add i32 %f.0, %6
- %7 = getelementptr inbounds i16, i16* %0, i32 %offset.idx
- %8 = bitcast i16* %7 to <4 x i16>*
- %wide.load = load <4 x i16>, <4 x i16>* %8, align 2
- %9 = sext <4 x i16> %wide.load to <4 x i32>
- %10 = getelementptr inbounds i8, i8* %1, i32 %offset.idx21
- %11 = bitcast i8* %10 to <4 x i8>*
- %wide.load25 = load <4 x i8>, <4 x i8>* %11, align 1
- %12 = zext <4 x i8> %wide.load25 to <4 x i32>
- %13 = mul nsw <4 x i32> %12, %9
- %14 = add nsw <4 x i32> %13, %vec.phi
- %index.next = add i32 %index, 4
- %15 = icmp eq i32 %index.next, %n.vec
- br i1 %15, label %middle.block, label %vector.body
-
-middle.block:
- %rdx.shuf = shufflevector <4 x i32> %14, <4 x i32> undef, <4 x i32> <i32 2, i32 3, i32 undef, i32 undef>
- %bin.rdx = add <4 x i32> %14, %rdx.shuf
- %rdx.shuf26 = shufflevector <4 x i32> %bin.rdx, <4 x i32> undef, <4 x i32> <i32 1, i32 undef, i32 undef, i32 undef>
- %bin.rdx27 = add <4 x i32> %bin.rdx, %rdx.shuf26
- %16 = extractelement <4 x i32> %bin.rdx27, i32 0
- %cmp.n = icmp eq i32 %3, %n.vec
- br i1 %cmp.n, label %for.end, label %for.body.preheader
-
-for.body.preheader:
- %g.116.ph = phi i32 [ %g.0, %for.body.lr.ph ], [ %ind.end, %middle.block ]
- %f.115.ph = phi i32 [ %f.0, %for.body.lr.ph ], [ %ind.end20, %middle.block ]
- %e.114.ph = phi i32 [ %e.0, %for.body.lr.ph ], [ %16, %middle.block ]
- br label %for.body
-
-for.body:
- %g.116 = phi i32 [ %inc, %for.body ], [ %g.116.ph, %for.body.preheader ]
- %f.115 = phi i32 [ %add4, %for.body ], [ %f.115.ph, %for.body.preheader ]
- %e.114 = phi i32 [ %add, %for.body ], [ %e.114.ph, %for.body.preheader ]
- %arrayidx = getelementptr inbounds i16, i16* %0, i32 %g.116
- %17 = load i16, i16* %arrayidx, align 2
- %conv = sext i16 %17 to i32
- %arrayidx2 = getelementptr inbounds i8, i8* %1, i32 %f.115
- %18 = load i8, i8* %arrayidx2, align 1
- %conv3 = zext i8 %18 to i32
- %mul = mul nsw i32 %conv3, %conv
- %add = add nsw i32 %mul, %e.114
- %inc = add nsw i32 %g.116, 1
- %add4 = add nsw i32 %2, %f.115
- %cmp = icmp slt i32 %g.116, 0
- br i1 %cmp, label %for.body, label %for.end
-
-for.end:
- %e.1.lcssa = phi i32 [ %e.0, %for.cond ], [ %16, %middle.block ], [ %add, %for.body ]
- %f.1.lcssa = phi i32 [ %f.0, %for.cond ], [ %ind.end20, %middle.block ], [ %add4, %for.body ]
- %g.1.lcssa = phi i32 [ %g.0, %for.cond ], [ %ind.end, %middle.block ], [ %inc, %for.body ]
- %conv5 = trunc i32 %e.1.lcssa to i8
- store i8 %conv5, i8* @c, align 1
- br label %for.cond
-}
diff --git a/llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg.ll b/llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg.ll
deleted file mode 100644
index f5a77749ee0..00000000000
--- a/llvm/test/CodeGen/ARM/paralleldsp-top-bottom-neg.ll
+++ /dev/null
@@ -1,209 +0,0 @@
-; RUN: opt -mtriple=arm-arm-eabi -mcpu=cortex-m33 < %s -arm-parallel-dsp -S | FileCheck %s
-
-; CHECK-LABEL: topbottom_mul_alias
-; CHECK-NOT: bitcast i16*
-define void @topbottom_mul_alias(i32 %N, i32* nocapture readnone %Out, i16* nocapture readonly %In1, i16* nocapture readonly %In2) {
-entry:
- br label %for.body
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn1.0 = getelementptr inbounds i16, i16* %In1, i32 %iv
- %In1.0 = load i16, i16* %PIn1.0, align 2
- %SIn1.0 = sext i16 %In1.0 to i32
- %PIn2.0 = getelementptr inbounds i16, i16* %In2, i32 %iv
- %In2.0 = load i16, i16* %PIn2.0, align 2
- %SIn2.0 = sext i16 %In2.0 to i32
- %mul5.us.i.i = mul nsw i32 %SIn1.0, %SIn2.0
- %Out.0 = getelementptr inbounds i32, i32* %Out, i32 %iv
- store i32 %mul5.us.i.i, i32* %Out.0, align 4
- %iv.1 = or i32 %iv, 1
- %PIn1.1 = getelementptr inbounds i16, i16* %In1, i32 %iv.1
- %In1.1 = load i16, i16* %PIn1.1, align 2
- %SIn1.1 = sext i16 %In1.1 to i32
- %PIn2.1 = getelementptr inbounds i16, i16* %In2, i32 %iv.1
- %In2.1 = load i16, i16* %PIn2.1, align 2
- %SIn2.1 = sext i16 %In2.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %SIn1.1, %SIn2.1
- %Out.1 = getelementptr inbounds i32, i32* %Out, i32 %iv.1
- store i32 %mul5.us.i.1.i, i32* %Out.1, align 4
- %iv.2 = or i32 %iv, 2
- %PIn1.2 = getelementptr inbounds i16, i16* %In1, i32 %iv.2
- %In1.2 = load i16, i16* %PIn1.2, align 2
- %SIn1.2 = sext i16 %In1.2 to i32
- %PIn2.2 = getelementptr inbounds i16, i16* %In2, i32 %iv.2
- %In2.2 = load i16, i16* %PIn2.2, align 2
- %SIn2.2 = sext i16 %In2.2 to i32
- %mul5.us.i.2.i = mul nsw i32 %SIn1.2, %SIn2.2
- %Out.2 = getelementptr inbounds i32, i32* %Out, i32 %iv.2
- store i32 %mul5.us.i.2.i, i32* %Out.2, align 4
- %iv.3 = or i32 %iv, 3
- %PIn1.3 = getelementptr inbounds i16, i16* %In1, i32 %iv.3
- %In1.3 = load i16, i16* %PIn1.3, align 2
- %SIn1.3 = sext i16 %In1.3 to i32
- %PIn2.3 = getelementptr inbounds i16, i16* %In2, i32 %iv.3
- %In2.3 = load i16, i16* %PIn2.3, align 2
- %SIn2.3 = sext i16 %In2.3 to i32
- %mul5.us.i.3.i = mul nsw i32 %SIn1.3, %SIn2.3
- %Out.3 = getelementptr inbounds i32, i32* %Out, i32 %iv.3
- store i32 %mul5.us.i.3.i, i32* %Out.3, align 4
- %iv.next = add i32 %iv, 4
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
-
-; TODO: We should be able to handle this by splatting the const value.
-; CHECK-LABEL: topbottom_mul_const
-; CHECK-NOT: bitcast i16*
-define void @topbottom_mul_const(i32 %N, i32* noalias nocapture readnone %Out, i16* nocapture readonly %In, i16 signext %const) {
-entry:
- %conv4.i.i = sext i16 %const to i32
- br label %for.body
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn.0 = getelementptr inbounds i16, i16* %In, i32 %iv
- %In.0 = load i16, i16* %PIn.0, align 2
- %conv.us.i144.i = sext i16 %In.0 to i32
- %mul5.us.i.i = mul nsw i32 %conv.us.i144.i, %conv4.i.i
- %Out.0 = getelementptr inbounds i32, i32* %Out, i32 %iv
- store i32 %mul5.us.i.i, i32* %Out.0, align 4
- %iv.1 = or i32 %iv, 1
- %PIn.1 = getelementptr inbounds i16, i16* %In, i32 %iv.1
- %In.1 = load i16, i16* %PIn.1, align 2
- %conv.us.i144.1.i = sext i16 %In.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %conv.us.i144.1.i, %conv4.i.i
- %Out.1 = getelementptr inbounds i32, i32* %Out, i32 %iv.1
- store i32 %mul5.us.i.1.i, i32* %Out.1, align 4
- %iv.2 = or i32 %iv, 2
- %PIn.2 = getelementptr inbounds i16, i16* %In, i32 %iv.2
- %In.3 = load i16, i16* %PIn.2, align 2
- %conv.us.i144.2.i = sext i16 %In.3 to i32
- %mul5.us.i.2.i = mul nsw i32 %conv.us.i144.2.i, %conv4.i.i
- %Out.2 = getelementptr inbounds i32, i32* %Out, i32 %iv.2
- store i32 %mul5.us.i.2.i, i32* %Out.2, align 4
- %iv.3 = or i32 %iv, 3
- %PIn.3 = getelementptr inbounds i16, i16* %In, i32 %iv.3
- %In.4 = load i16, i16* %PIn.3, align 2
- %conv.us.i144.3.i = sext i16 %In.4 to i32
- %mul5.us.i.3.i = mul nsw i32 %conv.us.i144.3.i, %conv4.i.i
- %Out.3 = getelementptr inbounds i32, i32* %Out, i32 %iv.3
- store i32 %mul5.us.i.3.i, i32* %Out.3, align 4
- %iv.next = add i32 %iv, 4
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
-
-; TODO: We should be able to handle this and use smulwt and smulwb.
-; CHECK-LABEL: topbottom_mul_word_load_const
-; CHECK-NOT: bitcast i16*
-define void @topbottom_mul_word_load_const(i32 %N, i32* noalias nocapture readnone %Out, i16* nocapture readonly %In, i32* %C) {
-entry:
- %const = load i32, i32* %C
- br label %for.body
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn.0 = getelementptr inbounds i16, i16* %In, i32 %iv
- %In.0 = load i16, i16* %PIn.0, align 2
- %conv.us.i144.i = sext i16 %In.0 to i32
- %mul5.us.i.i = mul nsw i32 %conv.us.i144.i, %const
- %Out.0 = getelementptr inbounds i32, i32* %Out, i32 %iv
- store i32 %mul5.us.i.i, i32* %Out.0, align 4
- %iv.1 = or i32 %iv, 1
- %PIn.1 = getelementptr inbounds i16, i16* %In, i32 %iv.1
- %In.1 = load i16, i16* %PIn.1, align 2
- %conv.us.i144.1.i = sext i16 %In.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %conv.us.i144.1.i, %const
- %Out.1 = getelementptr inbounds i32, i32* %Out, i32 %iv.1
- store i32 %mul5.us.i.1.i, i32* %Out.1, align 4
- %iv.2 = or i32 %iv, 2
- %PIn.2 = getelementptr inbounds i16, i16* %In, i32 %iv.2
- %In.3 = load i16, i16* %PIn.2, align 2
- %conv.us.i144.2.i = sext i16 %In.3 to i32
- %mul5.us.i.2.i = mul nsw i32 %conv.us.i144.2.i, %const
- %Out.2 = getelementptr inbounds i32, i32* %Out, i32 %iv.2
- store i32 %mul5.us.i.2.i, i32* %Out.2, align 4
- %iv.3 = or i32 %iv, 3
- %PIn.3 = getelementptr inbounds i16, i16* %In, i32 %iv.3
- %In.4 = load i16, i16* %PIn.3, align 2
- %conv.us.i144.3.i = sext i16 %In.4 to i32
- %mul5.us.i.3.i = mul nsw i32 %conv.us.i144.3.i, %const
- %Out.3 = getelementptr inbounds i32, i32* %Out, i32 %iv.3
- store i32 %mul5.us.i.3.i, i32* %Out.3, align 4
- %iv.next = add i32 %iv, 4
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
-
-; CHECK-LABEL: topbottom_mul_8
-; CHECK-NOT: bitcast i16*
-define void @topbottom_mul_8(i32 %N, i32* noalias nocapture readnone %Out, i8* nocapture readonly %In1, i8* nocapture readonly %In2) {
-entry:
- br label %for.body
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn1.0 = getelementptr inbounds i8, i8* %In1, i32 %iv
- %In1.0 = load i8, i8* %PIn1.0, align 1
- %SIn1.0 = sext i8 %In1.0 to i32
- %PIn2.0 = getelementptr inbounds i8, i8* %In2, i32 %iv
- %In2.0 = load i8, i8* %PIn2.0, align 1
- %SIn2.0 = sext i8 %In2.0 to i32
- %mul5.us.i.i = mul nsw i32 %SIn1.0, %SIn2.0
- %Out.0 = getelementptr inbounds i32, i32* %Out, i32 %iv
- store i32 %mul5.us.i.i, i32* %Out.0, align 4
- %iv.1 = or i32 %iv, 1
- %PIn1.1 = getelementptr inbounds i8, i8* %In1, i32 %iv.1
- %In1.1 = load i8, i8* %PIn1.1, align 1
- %SIn1.1 = sext i8 %In1.1 to i32
- %PIn2.1 = getelementptr inbounds i8, i8* %In2, i32 %iv.1
- %In2.1 = load i8, i8* %PIn2.1, align 1
- %SIn2.1 = sext i8 %In2.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %SIn1.1, %SIn2.1
- %Out.1 = getelementptr inbounds i32, i32* %Out, i32 %iv.1
- store i32 %mul5.us.i.1.i, i32* %Out.1, align 4
- %iv.2 = or i32 %iv, 2
- %PIn1.2 = getelementptr inbounds i8, i8* %In1, i32 %iv.2
- %In1.2 = load i8, i8* %PIn1.2, align 1
- %SIn1.2 = sext i8 %In1.2 to i32
- %PIn2.2 = getelementptr inbounds i8, i8* %In2, i32 %iv.2
- %In2.2 = load i8, i8* %PIn2.2, align 1
- %SIn2.2 = sext i8 %In2.2 to i32
- %mul5.us.i.2.i = mul nsw i32 %SIn1.2, %SIn2.2
- %Out.2 = getelementptr inbounds i32, i32* %Out, i32 %iv.2
- store i32 %mul5.us.i.2.i, i32* %Out.2, align 4
- %iv.3 = or i32 %iv, 3
- %PIn1.3 = getelementptr inbounds i8, i8* %In1, i32 %iv.3
- %In1.3 = load i8, i8* %PIn1.3, align 1
- %SIn1.3 = sext i8 %In1.3 to i32
- %PIn2.3 = getelementptr inbounds i8, i8* %In2, i32 %iv.3
- %In2.3 = load i8, i8* %PIn2.3, align 1
- %SIn2.3 = sext i8 %In2.3 to i32
- %mul5.us.i.3.i = mul nsw i32 %SIn1.3, %SIn2.3
- %Out.3 = getelementptr inbounds i32, i32* %Out, i32 %iv.3
- store i32 %mul5.us.i.3.i, i32* %Out.3, align 4
- %iv.next = add i32 %iv, 4
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
diff --git a/llvm/test/CodeGen/ARM/paralleldsp-top-bottom.ll b/llvm/test/CodeGen/ARM/paralleldsp-top-bottom.ll
deleted file mode 100644
index 45c66cb6839..00000000000
--- a/llvm/test/CodeGen/ARM/paralleldsp-top-bottom.ll
+++ /dev/null
@@ -1,251 +0,0 @@
-; RUN: opt -mtriple=arm-arm-eabi -mcpu=cortex-m33 < %s -arm-parallel-dsp -S | FileCheck %s
-
-; CHECK-LABEL: topbottom_mul
-define void @topbottom_mul(i32 %N, i32* noalias nocapture readnone %Out, i16* nocapture readonly %In1, i16* nocapture readonly %In2) {
-entry:
- br label %for.body
-
-; CHECK: for.body:
-; CHECK: [[Cast_PIn1_0:%[^ ]+]] = bitcast i16* %PIn1.0 to i32*
-; CHECK: [[PIn1_01:%[^ ]+]] = load i32, i32* [[Cast_PIn1_0]], align 2
-; CHECK: [[PIn1_01_shl:%[^ ]+]] = shl i32 [[PIn1_01]], 16
-; CHECK: [[PIn1_0:%[^ ]+]] = ashr i32 [[PIn1_01_shl]], 16
-; CHECK: [[PIn1_1:%[^ ]+]] = ashr i32 [[PIn1_01]], 16
-
-; CHECK: [[Cast_PIn2_0:%[^ ]+]] = bitcast i16* %PIn2.0 to i32*
-; CHECK: [[PIn2_01:%[^ ]+]] = load i32, i32* [[Cast_PIn2_0]], align 2
-; CHECK: [[PIn2_01_shl:%[^ ]+]] = shl i32 [[PIn2_01]], 16
-; CHECK: [[PIn2_0:%[^ ]+]] = ashr i32 [[PIn2_01_shl]], 16
-; CHECK: [[PIn2_1:%[^ ]+]] = ashr i32 [[PIn2_01]], 16
-
-; CHECK: mul nsw i32 [[PIn1_0]], [[PIn2_0]]
-; CHECK: mul nsw i32 [[PIn1_1]], [[PIn2_1]]
-
-; CHECK: [[Cast_PIn1_2:%[^ ]+]] = bitcast i16* %PIn1.2 to i32*
-; CHECK: [[PIn1_23:%[^ ]+]] = load i32, i32* [[Cast_PIn1_2]], align 2
-; CHECK: [[PIn1_23_shl:%[^ ]+]] = shl i32 [[PIn1_23]], 16
-; CHECK: [[PIn1_2:%[^ ]+]] = ashr i32 [[PIn1_23_shl]], 16
-; CHECK: [[PIn1_3:%[^ ]+]] = ashr i32 [[PIn1_23]], 16
-
-; CHECK: [[Cast_PIn2_2:%[^ ]+]] = bitcast i16* %PIn2.2 to i32*
-; CHECK: [[PIn2_23:%[^ ]+]] = load i32, i32* [[Cast_PIn2_2]], align 2
-; CHECK: [[PIn2_23_shl:%[^ ]+]] = shl i32 [[PIn2_23]], 16
-; CHECK: [[PIn2_2:%[^ ]+]] = ashr i32 [[PIn2_23_shl]], 16
-; CHECK: [[PIn2_3:%[^ ]+]] = ashr i32 [[PIn2_23]], 16
-
-; CHECK: mul nsw i32 [[PIn1_2]], [[PIn2_2]]
-; CHECK: mul nsw i32 [[PIn1_3]], [[PIn2_3]]
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn1.0 = getelementptr inbounds i16, i16* %In1, i32 %iv
- %In1.0 = load i16, i16* %PIn1.0, align 2
- %SIn1.0 = sext i16 %In1.0 to i32
- %PIn2.0 = getelementptr inbounds i16, i16* %In2, i32 %iv
- %In2.0 = load i16, i16* %PIn2.0, align 2
- %SIn2.0 = sext i16 %In2.0 to i32
- %mul5.us.i.i = mul nsw i32 %SIn1.0, %SIn2.0
- %Out.0 = getelementptr inbounds i32, i32* %Out, i32 %iv
- store i32 %mul5.us.i.i, i32* %Out.0, align 4
- %iv.1 = or i32 %iv, 1
- %PIn1.1 = getelementptr inbounds i16, i16* %In1, i32 %iv.1
- %In1.1 = load i16, i16* %PIn1.1, align 2
- %SIn1.1 = sext i16 %In1.1 to i32
- %PIn2.1 = getelementptr inbounds i16, i16* %In2, i32 %iv.1
- %In2.1 = load i16, i16* %PIn2.1, align 2
- %SIn2.1 = sext i16 %In2.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %SIn1.1, %SIn2.1
- %Out.1 = getelementptr inbounds i32, i32* %Out, i32 %iv.1
- store i32 %mul5.us.i.1.i, i32* %Out.1, align 4
- %iv.2 = or i32 %iv, 2
- %PIn1.2 = getelementptr inbounds i16, i16* %In1, i32 %iv.2
- %In1.2 = load i16, i16* %PIn1.2, align 2
- %SIn1.2 = sext i16 %In1.2 to i32
- %PIn2.2 = getelementptr inbounds i16, i16* %In2, i32 %iv.2
- %In2.2 = load i16, i16* %PIn2.2, align 2
- %SIn2.2 = sext i16 %In2.2 to i32
- %mul5.us.i.2.i = mul nsw i32 %SIn1.2, %SIn2.2
- %Out.2 = getelementptr inbounds i32, i32* %Out, i32 %iv.2
- store i32 %mul5.us.i.2.i, i32* %Out.2, align 4
- %iv.3 = or i32 %iv, 3
- %PIn1.3 = getelementptr inbounds i16, i16* %In1, i32 %iv.3
- %In1.3 = load i16, i16* %PIn1.3, align 2
- %SIn1.3 = sext i16 %In1.3 to i32
- %PIn2.3 = getelementptr inbounds i16, i16* %In2, i32 %iv.3
- %In2.3 = load i16, i16* %PIn2.3, align 2
- %SIn2.3 = sext i16 %In2.3 to i32
- %mul5.us.i.3.i = mul nsw i32 %SIn1.3, %SIn2.3
- %Out.3 = getelementptr inbounds i32, i32* %Out, i32 %iv.3
- store i32 %mul5.us.i.3.i, i32* %Out.3, align 4
- %iv.next = add i32 %iv, 4
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
-
-; CHECK-LABEL: topbottom_mul_load_const
-define void @topbottom_mul_load_const(i32 %N, i32* noalias nocapture readnone %Out, i16* nocapture readonly %In, i16* %C) {
-entry:
- %const = load i16, i16* %C
- %conv4.i.i = sext i16 %const to i32
- br label %for.body
-
-; CHECK: for.body:
-; CHECK: [[Cast_PIn_0:%[^ ]+]] = bitcast i16* %PIn.0 to i32*
-; CHECK: [[PIn_01:%[^ ]+]] = load i32, i32* [[Cast_PIn_0]], align 2
-; CHECK: [[PIn_01_shl:%[^ ]+]] = shl i32 [[PIn_01]], 16
-; CHECK: [[PIn_0:%[^ ]+]] = ashr i32 [[PIn_01_shl]], 16
-; CHECK: [[PIn_1:%[^ ]+]] = ashr i32 [[PIn_01]], 16
-
-; CHECK: mul nsw i32 [[PIn_0]], %conv4.i.i
-; CHECK: mul nsw i32 [[PIn_1]], %conv4.i.i
-
-; CHECK: [[Cast_PIn_2:%[^ ]+]] = bitcast i16* %PIn.2 to i32*
-; CHECK: [[PIn_23:%[^ ]+]] = load i32, i32* [[Cast_PIn_2]], align 2
-; CHECK: [[PIn_23_shl:%[^ ]+]] = shl i32 [[PIn_23]], 16
-; CHECK: [[PIn_2:%[^ ]+]] = ashr i32 [[PIn_23_shl]], 16
-; CHECK: [[PIn_3:%[^ ]+]] = ashr i32 [[PIn_23]], 16
-
-; CHECK: mul nsw i32 [[PIn_2]], %conv4.i.i
-; CHECK: mul nsw i32 [[PIn_3]], %conv4.i.i
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn.0 = getelementptr inbounds i16, i16* %In, i32 %iv
- %In.0 = load i16, i16* %PIn.0, align 2
- %conv.us.i144.i = sext i16 %In.0 to i32
- %mul5.us.i.i = mul nsw i32 %conv.us.i144.i, %conv4.i.i
- %Out.0 = getelementptr inbounds i32, i32* %Out, i32 %iv
- store i32 %mul5.us.i.i, i32* %Out.0, align 4
- %iv.1 = or i32 %iv, 1
- %PIn.1 = getelementptr inbounds i16, i16* %In, i32 %iv.1
- %In.1 = load i16, i16* %PIn.1, align 2
- %conv.us.i144.1.i = sext i16 %In.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %conv.us.i144.1.i, %conv4.i.i
- %Out.1 = getelementptr inbounds i32, i32* %Out, i32 %iv.1
- store i32 %mul5.us.i.1.i, i32* %Out.1, align 4
- %iv.2 = or i32 %iv, 2
- %PIn.2 = getelementptr inbounds i16, i16* %In, i32 %iv.2
- %In.3 = load i16, i16* %PIn.2, align 2
- %conv.us.i144.2.i = sext i16 %In.3 to i32
- %mul5.us.i.2.i = mul nsw i32 %conv.us.i144.2.i, %conv4.i.i
- %Out.2 = getelementptr inbounds i32, i32* %Out, i32 %iv.2
- store i32 %mul5.us.i.2.i, i32* %Out.2, align 4
- %iv.3 = or i32 %iv, 3
- %PIn.3 = getelementptr inbounds i16, i16* %In, i32 %iv.3
- %In.4 = load i16, i16* %PIn.3, align 2
- %conv.us.i144.3.i = sext i16 %In.4 to i32
- %mul5.us.i.3.i = mul nsw i32 %conv.us.i144.3.i, %conv4.i.i
- %Out.3 = getelementptr inbounds i32, i32* %Out, i32 %iv.3
- store i32 %mul5.us.i.3.i, i32* %Out.3, align 4
- %iv.next = add i32 %iv, 4
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
-
-; CHECK-LABEL: topbottom_mul_64
-define void @topbottom_mul_64(i32 %N, i64* noalias nocapture readnone %Out, i16* nocapture readonly %In1, i16* nocapture readonly %In2) {
-entry:
- br label %for.body
-
-; CHECK: for.body:
-; CHECK: [[Cast_PIn1_0:%[^ ]+]] = bitcast i16* %PIn1.0 to i32*
-; CHECK: [[PIn1_01:%[^ ]+]] = load i32, i32* [[Cast_PIn1_0]], align 2
-; CHECK: [[PIn1_01_shl:%[^ ]+]] = shl i32 [[PIn1_01]], 16
-; CHECK: [[PIn1_0:%[^ ]+]] = ashr i32 [[PIn1_01_shl]], 16
-; CHECK: [[PIn1_1:%[^ ]+]] = ashr i32 [[PIn1_01]], 16
-
-; CHECK: [[Cast_PIn2_0:%[^ ]+]] = bitcast i16* %PIn2.0 to i32*
-; CHECK: [[PIn2_01:%[^ ]+]] = load i32, i32* [[Cast_PIn2_0]], align 2
-; CHECK: [[PIn2_01_shl:%[^ ]+]] = shl i32 [[PIn2_01]], 16
-; CHECK: [[PIn2_0:%[^ ]+]] = ashr i32 [[PIn2_01_shl]], 16
-; CHECK: [[PIn2_1:%[^ ]+]] = ashr i32 [[PIn2_01]], 16
-
-; CHECK: [[Mul0:%[^ ]+]] = mul nsw i32 [[PIn1_0]], [[PIn2_0]]
-; CHECK: [[SMul0:%[^ ]+]] = sext i32 [[Mul0]] to i64
-; CHECK: [[Mul1:%[^ ]+]] = mul nsw i32 [[PIn1_1]], [[PIn2_1]]
-; CHECK: [[SMul1:%[^ ]+]] = sext i32 [[Mul1]] to i64
-; CHECK: add i64 [[SMul0]], [[SMul1]]
-
-; CHECK: [[Cast_PIn1_2:%[^ ]+]] = bitcast i16* %PIn1.2 to i32*
-; CHECK: [[PIn1_23:%[^ ]+]] = load i32, i32* [[Cast_PIn1_2]], align 2
-; CHECK: [[PIn1_23_shl:%[^ ]+]] = shl i32 [[PIn1_23]], 16
-; CHECK: [[PIn1_2:%[^ ]+]] = ashr i32 [[PIn1_23_shl]], 16
-; CHECK: [[PIn1_3:%[^ ]+]] = ashr i32 [[PIn1_23]], 16
-
-; CHECK: [[Cast_PIn2_2:%[^ ]+]] = bitcast i16* %PIn2.2 to i32*
-; CHECK: [[PIn2_23:%[^ ]+]] = load i32, i32* [[Cast_PIn2_2]], align 2
-; CHECK: [[PIn2_23_shl:%[^ ]+]] = shl i32 [[PIn2_23]], 16
-; CHECK: [[PIn2_2:%[^ ]+]] = ashr i32 [[PIn2_23_shl]], 16
-; CHECK: [[PIn2_3:%[^ ]+]] = ashr i32 [[PIn2_23]], 16
-
-; CHECK: [[Mul2:%[^ ]+]] = mul nsw i32 [[PIn1_2]], [[PIn2_2]]
-; CHECK: [[SMul2:%[^ ]+]] = sext i32 [[Mul2]] to i64
-; CHECK: [[Mul3:%[^ ]+]] = mul nsw i32 [[PIn1_3]], [[PIn2_3]]
-; CHECK: [[SMul3:%[^ ]+]] = sext i32 [[Mul3]] to i64
-; CHECK: add i64 [[SMul2]], [[SMul3]]
-
-for.body:
- %iv = phi i32 [ 0, %entry ], [ %iv.next, %for.body ]
- %iv.out = phi i32 [ 0, %entry] , [ %iv.out.next, %for.body ]
- %count = phi i32 [ %N, %entry ], [ %count.next, %for.body ]
- %PIn1.0 = getelementptr inbounds i16, i16* %In1, i32 %iv
- %In1.0 = load i16, i16* %PIn1.0, align 2
- %SIn1.0 = sext i16 %In1.0 to i32
- %PIn2.0 = getelementptr inbounds i16, i16* %In2, i32 %iv
- %In2.0 = load i16, i16* %PIn2.0, align 2
- %SIn2.0 = sext i16 %In2.0 to i32
- %mul5.us.i.i = mul nsw i32 %SIn1.0, %SIn2.0
- %sext.0 = sext i32 %mul5.us.i.i to i64
- %iv.1 = or i32 %iv, 1
- %PIn1.1 = getelementptr inbounds i16, i16* %In1, i32 %iv.1
- %In1.1 = load i16, i16* %PIn1.1, align 2
- %SIn1.1 = sext i16 %In1.1 to i32
- %PIn2.1 = getelementptr inbounds i16, i16* %In2, i32 %iv.1
- %In2.1 = load i16, i16* %PIn2.1, align 2
- %SIn2.1 = sext i16 %In2.1 to i32
- %mul5.us.i.1.i = mul nsw i32 %SIn1.1, %SIn2.1
- %sext.1 = sext i32 %mul5.us.i.1.i to i64
- %mac.0 = add i64 %sext.0, %sext.1
- %Out.0 = getelementptr inbounds i64, i64* %Out, i32 %iv.out
- store i64 %mac.0, i64* %Out.0, align 4
- %iv.2 = or i32 %iv, 2
- %PIn1.2 = getelementptr inbounds i16, i16* %In1, i32 %iv.2
- %In1.2 = load i16, i16* %PIn1.2, align 2
- %SIn1.2 = sext i16 %In1.2 to i32
- %PIn2.2 = getelementptr inbounds i16, i16* %In2, i32 %iv.2
- %In2.2 = load i16, i16* %PIn2.2, align 2
- %SIn2.2 = sext i16 %In2.2 to i32
- %mul5.us.i.2.i = mul nsw i32 %SIn1.2, %SIn2.2
- %sext.2 = sext i32 %mul5.us.i.2.i to i64
- %iv.3 = or i32 %iv, 3
- %PIn1.3 = getelementptr inbounds i16, i16* %In1, i32 %iv.3
- %In1.3 = load i16, i16* %PIn1.3, align 2
- %SIn1.3 = sext i16 %In1.3 to i32
- %PIn2.3 = getelementptr inbounds i16, i16* %In2, i32 %iv.3
- %In2.3 = load i16, i16* %PIn2.3, align 2
- %SIn2.3 = sext i16 %In2.3 to i32
- %mul5.us.i.3.i = mul nsw i32 %SIn1.3, %SIn2.3
- %sext.3 = sext i32 %mul5.us.i.3.i to i64
- %mac.1 = add i64 %sext.2, %sext.3
- %iv.out.1 = or i32 %iv.out, 1
- %Out.1 = getelementptr inbounds i64, i64* %Out, i32 %iv.out.1
- store i64 %mac.1, i64* %Out.1, align 4
- %iv.next = add i32 %iv, 4
- %iv.out.next = add i32 %iv.out, 2
- %count.next = add i32 %count, -4
- %niter375.ncmp.3.i = icmp eq i32 %count.next, 0
- br i1 %niter375.ncmp.3.i, label %exit, label %for.body
-
-exit:
- ret void
-}
OpenPOWER on IntegriCloud