diff options
| author | David Goodwin <david_goodwin@apple.com> | 2009-09-30 00:10:16 +0000 |
|---|---|---|
| committer | David Goodwin <david_goodwin@apple.com> | 2009-09-30 00:10:16 +0000 |
| commit | 17199b56b0ac70028412f51d4586fb796877eb11 (patch) | |
| tree | 8cc448b589468296516a87c5d73281c66c102518 /llvm/test/CodeGen/ARM | |
| parent | aa0beea9a1bf6912f04a572c76503b524f96fee4 (diff) | |
| download | bcm5719-llvm-17199b56b0ac70028412f51d4586fb796877eb11.tar.gz bcm5719-llvm-17199b56b0ac70028412f51d4586fb796877eb11.zip | |
Remove -post-RA-schedule flag and add a TargetSubtarget method to enable post-register-allocation scheduling. By default it is off. For ARM, enable/disable with -mattr=+/-postrasched. Enable by default for cortex-a8.
llvm-svn: 83122
Diffstat (limited to 'llvm/test/CodeGen/ARM')
| -rw-r--r-- | llvm/test/CodeGen/ARM/2009-08-21-PostRAKill.ll | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/ARM/2009-08-21-PostRAKill2.ll | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/ARM/2009-08-21-PostRAKill3.ll | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/ARM/2009-08-21-PostRAKill4.ll | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/ARM/2009-09-01-PostRAProlog.ll | 2 |
5 files changed, 5 insertions, 5 deletions
diff --git a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill.ll b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill.ll index 666f00256a7..49cde25265f 100644 --- a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill.ll +++ b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill.ll @@ -1,4 +1,4 @@ -; RUN: llc < %s -march=arm -mattr=+vfp2 -mcpu=cortex-a8 -post-RA-scheduler +; RUN: llc < %s -march=arm -mattr=+vfp2,+postrasched -mcpu=cortex-a8 ; ModuleID = '<stdin>' target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:64:64-v128:128:128-a0:0:64" diff --git a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill2.ll b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill2.ll index a21ffc38d09..5c55ad2abc5 100644 --- a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill2.ll +++ b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill2.ll @@ -1,4 +1,4 @@ -; RUN: llc < %s -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -post-RA-scheduler +; RUN: llc < %s -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -mattr=+postrasched ; ModuleID = '<stdin>' target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:64:64-v128:128:128-a0:0:64" diff --git a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill3.ll b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill3.ll index e3d8ea60f99..dacb7478c6f 100644 --- a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill3.ll +++ b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill3.ll @@ -1,4 +1,4 @@ -; RUN: llc < %s -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -post-RA-scheduler +; RUN: llc < %s -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -mattr=+postrasched ; ModuleID = '<stdin>' target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:64:64-v128:128:128-a0:0:64" diff --git a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill4.ll b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill4.ll index 9123377e715..d497d1c8843 100644 --- a/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill4.ll +++ b/llvm/test/CodeGen/ARM/2009-08-21-PostRAKill4.ll @@ -1,4 +1,4 @@ -; RUN: llc < %s -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -post-RA-scheduler +; RUN: llc < %s -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -mattr=+postrasched ; ModuleID = '<stdin>' target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:64:64-v128:128:128-a0:0:64" diff --git a/llvm/test/CodeGen/ARM/2009-09-01-PostRAProlog.ll b/llvm/test/CodeGen/ARM/2009-09-01-PostRAProlog.ll index 508ff5e4345..438073b6175 100644 --- a/llvm/test/CodeGen/ARM/2009-09-01-PostRAProlog.ll +++ b/llvm/test/CodeGen/ARM/2009-09-01-PostRAProlog.ll @@ -1,5 +1,5 @@ ; XFAIL: * -; RUN: llvm-as < %s | llc -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -post-RA-scheduler | FileCheck %s +; RUN: llvm-as < %s | llc -asm-verbose=false -O3 -relocation-model=pic -disable-fp-elim -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -mattr=+postrasched | FileCheck %s ; ModuleID = '<stdin>' |
