summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
diff options
context:
space:
mode:
authorOwen Anderson <resistor@mac.com>2015-03-19 22:48:57 +0000
committerOwen Anderson <resistor@mac.com>2015-03-19 22:48:57 +0000
commitdb4201235b515c6ebeb0afb031b0cacfcae656e2 (patch)
tree2058f0363bc8ee38d38b159ba51ff0ebddd0a72c /llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
parentf80840f784df00023d23d9ee4829b9cbd4a2056e (diff)
downloadbcm5719-llvm-db4201235b515c6ebeb0afb031b0cacfcae656e2.tar.gz
bcm5719-llvm-db4201235b515c6ebeb0afb031b0cacfcae656e2.zip
Fix a nasty bug in DAGCombine of STORE nodes.
This is very related to the bug fixed in r174431. The problem is that SelectionDAG does not include alignment in the uniquing of loads and stores. When an otherwise no-op DAGCombine would increase the alignment of a load or store, the original node would be returned (with the alignment increased), which would cause the node not to be processed by any further DAGCombines. I don't have a direct testcase for this that manifests on an in-tree target, but I did see some noise in the tests for other targets and have updated them for it. llvm-svn: 232780
Diffstat (limited to 'llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll')
-rw-r--r--llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll b/llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
index dc7f3081e03..ef575f4c41e 100644
--- a/llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
+++ b/llvm/test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
@@ -4,7 +4,7 @@
define void @vst(i8* %m, [4 x i64] %v) {
entry:
; CHECK: vst:
-; CHECK: VST1d64Q %R{{[0-9]+}}<kill>, 8, %D{{[0-9]+}}, pred:14, pred:%noreg, %Q{{[0-9]+}}_Q{{[0-9]+}}<imp-use>
+; CHECK: VST1d64Q %R{{[0-9]+}}<kill>, 8, %D{{[0-9]+}}, pred:14, pred:%noreg, %Q{{[0-9]+}}_Q{{[0-9]+}}<imp-use,kill>
%v0 = extractvalue [4 x i64] %v, 0
%v1 = extractvalue [4 x i64] %v, 1
OpenPOWER on IntegriCloud