diff options
author | Craig Topper <craig.topper@intel.com> | 2018-08-13 06:53:47 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@intel.com> | 2018-08-13 06:53:47 +0000 |
commit | e42a15953750ee9cc666c300cefaa944af21b436 (patch) | |
tree | f6cd20217bc789ccf2b9bcf19fdb2089c5952e67 /llvm/lib | |
parent | 901a0a95885f2c2dcfb03e56dabd2b0b12350a15 (diff) | |
download | bcm5719-llvm-e42a15953750ee9cc666c300cefaa944af21b436.tar.gz bcm5719-llvm-e42a15953750ee9cc666c300cefaa944af21b436.zip |
[SelectionDAG] In PromoteIntRes_BITCAST, when the input is TypePromoteFloat, make sure the output type is scalar. For vectors, use a store and load of temporary.
Previously if the result type was a vector, we emitted a FP_TO_FP16 with a vector result type which isn't valid.
This is basically the opposite case of the root cause of PR38533.
llvm-svn: 339535
Diffstat (limited to 'llvm/lib')
-rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp index fc14f41845c..432f4c6a4f2 100644 --- a/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp @@ -269,8 +269,8 @@ SDValue DAGTypeLegalizer::PromoteIntRes_BITCAST(SDNode *N) { return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, GetSoftenedFloat(InOp)); case TargetLowering::TypePromoteFloat: { // Convert the promoted float by hand. - SDValue PromotedOp = GetPromotedFloat(InOp); - return DAG.getNode(ISD::FP_TO_FP16, dl, NOutVT, PromotedOp); + if (!NOutVT.isVector()) + return DAG.getNode(ISD::FP_TO_FP16, dl, NOutVT, GetPromotedFloat(InOp)); break; } case TargetLowering::TypeExpandInteger: |