summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorSam Parker <sam.parker@arm.com>2019-06-03 08:49:17 +0000
committerSam Parker <sam.parker@arm.com>2019-06-03 08:49:17 +0000
commita0bd6f8a1ae73887fc32b85cd44e85435310f9d3 (patch)
tree3ee77677b483713a47d63167ec60173a3d1e8ce6 /llvm/lib
parentbcd542881ddcfc6647d7c0892f7c8a6f4fdc5f49 (diff)
downloadbcm5719-llvm-a0bd6f8a1ae73887fc32b85cd44e85435310f9d3.tar.gz
bcm5719-llvm-a0bd6f8a1ae73887fc32b85cd44e85435310f9d3.zip
[AArch64] Check for simple type in FPToUInt
DAGCombiner was hitting a SimpleType assertion when trying to combine a v3f32 before type legalization. bugzilla: https://bugs.llvm.org/show_bug.cgi?id=41916 Differential Revision: https://reviews.llvm.org/D62734 llvm-svn: 362365
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/AArch64/AArch64ISelLowering.cpp3
1 files changed, 3 insertions, 0 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index d8e52929ffb..ba8bbd25159 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -9206,6 +9206,9 @@ static SDValue performFpToIntCombine(SDNode *N, SelectionDAG &DAG,
if (!Subtarget->hasNEON())
return SDValue();
+ if (!N->getValueType(0).isSimple())
+ return SDValue();
+
SDValue Op = N->getOperand(0);
if (!Op.getValueType().isVector() || !Op.getValueType().isSimple() ||
Op.getOpcode() != ISD::FMUL)
OpenPOWER on IntegriCloud