summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2014-10-14 01:03:16 +0000
committerEric Christopher <echristo@gmail.com>2014-10-14 01:03:16 +0000
commit2a321f74f0ac27f98ba98e6bcd326acf6907f9db (patch)
tree1e52ca6a0f03d804405675c1ebe53322522774a0 /llvm/lib
parentd776d672681b9221984b09e23743bdf9e5d4dcd2 (diff)
downloadbcm5719-llvm-2a321f74f0ac27f98ba98e6bcd326acf6907f9db.tar.gz
bcm5719-llvm-2a321f74f0ac27f98ba98e6bcd326acf6907f9db.zip
Remove the TargetMachine from DFAPacketizer since it was only
being used to grab subtarget specific things that we can grab from the MachineFunction anyhow. llvm-svn: 219650
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/CodeGen/DFAPacketizer.cpp4
-rw-r--r--llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp8
2 files changed, 6 insertions, 6 deletions
diff --git a/llvm/lib/CodeGen/DFAPacketizer.cpp b/llvm/lib/CodeGen/DFAPacketizer.cpp
index 7bd578ff254..0a188c0935a 100644
--- a/llvm/lib/CodeGen/DFAPacketizer.cpp
+++ b/llvm/lib/CodeGen/DFAPacketizer.cpp
@@ -126,8 +126,8 @@ void DefaultVLIWScheduler::schedule() {
// VLIWPacketizerList Ctor
VLIWPacketizerList::VLIWPacketizerList(MachineFunction &MF,
MachineLoopInfo &MLI, bool IsPostRA)
- : TM(MF.getTarget()), MF(MF) {
- TII = TM.getSubtargetImpl()->getInstrInfo();
+ : MF(MF) {
+ TII = MF.getSubtarget().getInstrInfo();
ResourceTracker = TII->CreateTargetScheduleState(MF.getSubtarget());
VLIWScheduler = new DefaultVLIWScheduler(MF, MLI, IsPostRA);
}
diff --git a/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp b/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
index 522c810ba0f..e7296d65078 100644
--- a/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
@@ -323,7 +323,7 @@ bool HexagonPacketizerList::IsCallDependent(MachineInstr* MI,
const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII;
const HexagonRegisterInfo *QRI =
- (const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
+ (const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
// Check for lr dependence
if (DepReg == QRI->getRARegister()) {
@@ -548,7 +548,7 @@ bool HexagonPacketizerList::CanPromoteToNewValueStore(
return false;
const HexagonRegisterInfo *QRI =
- (const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
+ (const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
const MCInstrDesc& MCID = PacketMI->getDesc();
// first operand is always the result
@@ -722,7 +722,7 @@ bool HexagonPacketizerList::CanPromoteToNewValue(
const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII;
const HexagonRegisterInfo *QRI =
- (const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
+ (const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
if (!QRI->Subtarget.hasV4TOps() ||
!QII->mayBeNewStore(MI))
return false;
@@ -1004,7 +1004,7 @@ bool HexagonPacketizerList::isLegalToPacketizeTogether(SUnit *SUI, SUnit *SUJ) {
const unsigned FrameSize = MF.getFrameInfo()->getStackSize();
const HexagonRegisterInfo *QRI =
- (const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
+ (const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII;
// Inline asm cannot go in the packet.
OpenPOWER on IntegriCloud