diff options
author | Bob Wilson <bob.wilson@apple.com> | 2010-12-17 01:21:08 +0000 |
---|---|---|
committer | Bob Wilson <bob.wilson@apple.com> | 2010-12-17 01:21:08 +0000 |
commit | 261aad8e169cd93958651be86d4c3bbb654e26c9 (patch) | |
tree | 0ea5fb18b454a6a4203ba210ec21a0aa75dc995f /llvm/lib | |
parent | 137dcdba8ad12cce61acb6154063abd72d8b2274 (diff) | |
download | bcm5719-llvm-261aad8e169cd93958651be86d4c3bbb654e26c9.tar.gz bcm5719-llvm-261aad8e169cd93958651be86d4c3bbb654e26c9.zip |
Use PairDRegs to implement ConcatVectors. No functionality change.
llvm-svn: 122017
Diffstat (limited to 'llvm/lib')
-rw-r--r-- | llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 8 |
1 files changed, 1 insertions, 7 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp b/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp index 991814ed114..e5a8d919316 100644 --- a/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp +++ b/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp @@ -2141,13 +2141,7 @@ SDNode *ARMDAGToDAGISel::SelectConcatVector(SDNode *N) { EVT VT = N->getValueType(0); if (!VT.is128BitVector() || N->getNumOperands() != 2) llvm_unreachable("unexpected CONCAT_VECTORS"); - DebugLoc dl = N->getDebugLoc(); - SDValue V0 = N->getOperand(0); - SDValue V1 = N->getOperand(1); - SDValue SubReg0 = CurDAG->getTargetConstant(ARM::dsub_0, MVT::i32); - SDValue SubReg1 = CurDAG->getTargetConstant(ARM::dsub_1, MVT::i32); - const SDValue Ops[] = { V0, SubReg0, V1, SubReg1 }; - return CurDAG->getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops, 4); + return PairDRegs(VT, N->getOperand(0), N->getOperand(1)); } SDNode *ARMDAGToDAGISel::Select(SDNode *N) { |