summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-06-21 19:21:30 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-06-21 19:21:30 +0000
commitfd048cc0ec2bb8d12d081258aab79bad495e7ae5 (patch)
tree9ecb45eb62f9cdf77ba851c0346e5ccfa5f55689 /llvm/lib/Target
parentdd862f9106199ce2dd04ebc93e9bfd203465c1ee (diff)
downloadbcm5719-llvm-fd048cc0ec2bb8d12d081258aab79bad495e7ae5.tar.gz
bcm5719-llvm-fd048cc0ec2bb8d12d081258aab79bad495e7ae5.zip
[Hexagon] Handle more types of immediate operands in expand-condsets
llvm-svn: 305943
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp15
1 files changed, 13 insertions, 2 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp b/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
index 9f8c9ded812..734f3c6658d 100644
--- a/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
@@ -567,8 +567,19 @@ unsigned HexagonExpandCondsets::getCondTfrOpcode(const MachineOperand &SO,
}
llvm_unreachable("Invalid register operand");
}
- if (SO.isImm() || SO.isFPImm())
- return IfTrue ? C2_cmoveit : C2_cmoveif;
+ switch (SO.getType()) {
+ case MachineOperand::MO_Immediate:
+ case MachineOperand::MO_FPImmediate:
+ case MachineOperand::MO_ConstantPoolIndex:
+ case MachineOperand::MO_TargetIndex:
+ case MachineOperand::MO_JumpTableIndex:
+ case MachineOperand::MO_ExternalSymbol:
+ case MachineOperand::MO_GlobalAddress:
+ case MachineOperand::MO_BlockAddress:
+ return IfTrue ? C2_cmoveit : C2_cmoveif;
+ default:
+ break;
+ }
llvm_unreachable("Unexpected source operand");
}
OpenPOWER on IntegriCloud