summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorMatt Beaumont-Gay <matthewbg@google.com>2011-01-12 01:42:42 +0000
committerMatt Beaumont-Gay <matthewbg@google.com>2011-01-12 01:42:42 +0000
commitea431722972fa481bbe2898d180678a08f977fa0 (patch)
tree7d23f61bf4886bed1a00f70f6e6732a52fd39417 /llvm/lib/Target
parente26e500b797056c52f10208d6c6752aa939b3c3b (diff)
downloadbcm5719-llvm-ea431722972fa481bbe2898d180678a08f977fa0.tar.gz
bcm5719-llvm-ea431722972fa481bbe2898d180678a08f977fa0.zip
Prefer llvm_unreachable to assert(0)
llvm-svn: 123297
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/ARM/ARMMCCodeEmitter.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARM/ARMMCCodeEmitter.cpp b/llvm/lib/Target/ARM/ARMMCCodeEmitter.cpp
index 4b328eebbe4..dce9dc63792 100644
--- a/llvm/lib/Target/ARM/ARMMCCodeEmitter.cpp
+++ b/llvm/lib/Target/ARM/ARMMCCodeEmitter.cpp
@@ -129,7 +129,7 @@ public:
SmallVectorImpl<MCFixup> &Fixups) const {
ARM_AM::AMSubMode Mode = (ARM_AM::AMSubMode)MI.getOperand(OpIdx).getImm();
switch (Mode) {
- default: assert(0 && "Unknown addressing sub-mode!");
+ default: llvm_unreachable("Unknown addressing sub-mode!");
case ARM_AM::da: return 0;
case ARM_AM::ia: return 1;
case ARM_AM::db: return 2;
@@ -648,7 +648,7 @@ static bool EvaluateAsPCRel(const MCExpr *Expr) {
switch (Expr->getKind()) {
case MCExpr::SymbolRef: return false;
case MCExpr::Binary: return true;
- default: assert(0 && "Unexpected expression type");
+ default: llvm_unreachable("Unexpected expression type");
}
}
@@ -669,7 +669,7 @@ getMovtImmOpValue(const MCInst &MI, unsigned OpIdx,
const MCExpr *OrigExpr = MO.getExpr();
MCFixupKind Kind;
switch (Expr->getKind()) {
- default: assert(0 && "Unsupported ARMFixup");
+ default: llvm_unreachable("Unsupported ARMFixup");
case MCSymbolRefExpr::VK_ARM_HI16:
Kind = MCFixupKind(ARM::fixup_arm_movt_hi16);
if (EvaluateAsPCRel(OrigExpr))
OpenPOWER on IntegriCloud