summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorEvandro Menezes <e.menezes@samsung.com>2017-07-26 21:28:20 +0000
committerEvandro Menezes <e.menezes@samsung.com>2017-07-26 21:28:20 +0000
commitb3ed4bcb8f1b0a9343d47628ae98127ca33575d1 (patch)
tree24d426c8ae6e7fc262cd1037b45e11103e034776 /llvm/lib/Target
parentd192a8ae7dcedfeb0086f59e8c27e46e058170c5 (diff)
downloadbcm5719-llvm-b3ed4bcb8f1b0a9343d47628ae98127ca33575d1.tar.gz
bcm5719-llvm-b3ed4bcb8f1b0a9343d47628ae98127ca33575d1.zip
[ARM] Minor cosmetic edits (NFC)
Change the order of a case and the description for Exynos Mx processors. llvm-svn: 309184
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/ARM/ARM.td2
-rw-r--r--llvm/lib/Target/ARM/ARMSubtarget.cpp2
2 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ARM.td b/llvm/lib/Target/ARM/ARM.td
index e49c1babac2..762f975dc2a 100644
--- a/llvm/lib/Target/ARM/ARM.td
+++ b/llvm/lib/Target/ARM/ARM.td
@@ -436,7 +436,7 @@ def ProcSwift : SubtargetFeature<"swift", "ARMProcFamily", "Swift",
"Swift ARM processors", []>;
def ProcExynosM1 : SubtargetFeature<"exynosm1", "ARMProcFamily", "ExynosM1",
- "Samsung Exynos-M1 processors", []>;
+ "Samsung Exynos-Mx processors", []>;
def ProcR4 : SubtargetFeature<"r4", "ARMProcFamily", "CortexR4",
"Cortex-R4 ARM processors", []>;
diff --git a/llvm/lib/Target/ARM/ARMSubtarget.cpp b/llvm/lib/Target/ARM/ARMSubtarget.cpp
index 2c42a133616..c7ab87e5489 100644
--- a/llvm/lib/Target/ARM/ARMSubtarget.cpp
+++ b/llvm/lib/Target/ARM/ARMSubtarget.cpp
@@ -333,8 +333,8 @@ void ARMSubtarget::initSubtargetFeatures(StringRef CPU, StringRef FS) {
case CortexR5:
case CortexR7:
case CortexM3:
- case ExynosM1:
case CortexR52:
+ case ExynosM1:
case Kryo:
break;
case Krait:
OpenPOWER on IntegriCloud