summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorQuentin Colombet <qcolombet@apple.com>2016-08-27 00:18:28 +0000
committerQuentin Colombet <qcolombet@apple.com>2016-08-27 00:18:28 +0000
commita94caa56736debed318eaf4dd20632d2132ebdf8 (patch)
treef19401fde4331926959804d38eab93886af516b7 /llvm/lib/Target
parent6049524d37de125850fffd1c2e571c96dcaad97b (diff)
downloadbcm5719-llvm-a94caa56736debed318eaf4dd20632d2132ebdf8.tar.gz
bcm5719-llvm-a94caa56736debed318eaf4dd20632d2132ebdf8.zip
[AArch64][CallLowering] Do not assert for not implemented part.
When doing the ABI lowering, report a failure to the caller instead of asserting. This gives a chance for the caller to recover. llvm-svn: 279890
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/AArch64/AArch64CallLowering.cpp15
1 files changed, 9 insertions, 6 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64CallLowering.cpp b/llvm/lib/Target/AArch64/AArch64CallLowering.cpp
index d960218a5db..4f2add28ff8 100644
--- a/llvm/lib/Target/AArch64/AArch64CallLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64CallLowering.cpp
@@ -70,19 +70,22 @@ bool AArch64CallLowering::handleAssignments(MachineIRBuilder &MIRBuilder,
for (unsigned i = 0; i != NumArgs; ++i, ++CurVT) {
bool Res = AssignFn(i, *CurVT, *CurVT, CCValAssign::Full, ISD::ArgFlagsTy(),
CCInfo);
- assert(!Res && "Call operand has unhandled type");
- (void)Res;
+ if (Res)
+ return false;
}
assert(ArgLocs.size() == ArgTypes.size() &&
"We have a different number of location and args?!");
for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
CCValAssign &VA = ArgLocs[i];
- assert(VA.isRegLoc() && "Not yet implemented");
+ // FIXME: Support non-register argument.
+ if (!VA.isRegLoc())
+ return false;
switch (VA.getLocInfo()) {
default:
- llvm_unreachable("Unknown loc info!");
+ // Unknown loc info!
+ return false;
case CCValAssign::Full:
break;
case CCValAssign::BCvt:
@@ -94,8 +97,8 @@ bool AArch64CallLowering::handleAssignments(MachineIRBuilder &MIRBuilder,
case CCValAssign::SExt:
case CCValAssign::ZExt:
// Zero/Sign extend the register.
- assert(0 && "Not yet implemented");
- break;
+ // FIXME: Not yet implemented
+ return false;
}
// Everything checks out, tell the caller where we've decided this
OpenPOWER on IntegriCloud