summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2018-01-23 14:37:03 +0000
committerTim Northover <tnorthover@apple.com>2018-01-23 14:37:03 +0000
commit9f3003d08ff032cc24a96c6e0076e55ba549b7ce (patch)
treefd7c3e4a3f9a1de0ecc2922ab953704139878493 /llvm/lib/Target
parent76adcc86cd713184d3bd830dbce7fedc63afd3a8 (diff)
downloadbcm5719-llvm-9f3003d08ff032cc24a96c6e0076e55ba549b7ce.tar.gz
bcm5719-llvm-9f3003d08ff032cc24a96c6e0076e55ba549b7ce.zip
AArch64: get type from correct result when forming BFI/BFM
Some nodes produce multiple values so when obtaining the type of an ISD::OR we need to make sure we ask for the correct one. llvm-svn: 323202
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp b/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
index 0b10246b0cc..9789193def8 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
@@ -2301,7 +2301,7 @@ static bool tryBitfieldInsertOpFromOr(SDNode *N, const APInt &UsefulBits,
continue;
// Check the second part of the pattern
- EVT VT = OrOpd1->getValueType(0);
+ EVT VT = OrOpd1Val.getValueType();
assert((VT == MVT::i32 || VT == MVT::i64) && "unexpected OR operand");
// Compute the Known Zero for the candidate of the first operand.
OpenPOWER on IntegriCloud