summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorJohnny Chen <johnny.chen@apple.com>2011-04-04 23:57:05 +0000
committerJohnny Chen <johnny.chen@apple.com>2011-04-04 23:57:05 +0000
commit782a60c117736776be6f9c67b9f86b61fbc7870c (patch)
treef9ac92256b6bbf283c5f93000009bc67d0eb94e8 /llvm/lib/Target
parentdb62424c3d453fb7406c5f76da6c5763288462a0 (diff)
downloadbcm5719-llvm-782a60c117736776be6f9c67b9f86b61fbc7870c.tar.gz
bcm5719-llvm-782a60c117736776be6f9c67b9f86b61fbc7870c.zip
A8.6.105 MUL
Inst{15-12} should be specified as 0b0000. rdar://problem/9231168 ARM disassembler discrepancy: erroneously accepting MUL llvm-svn: 128862
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrInfo.td4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrInfo.td b/llvm/lib/Target/ARM/ARMInstrInfo.td
index 508d0b28040..fabf95be773 100644
--- a/llvm/lib/Target/ARM/ARMInstrInfo.td
+++ b/llvm/lib/Target/ARM/ARMInstrInfo.td
@@ -2687,7 +2687,9 @@ def MULv5: ARMPseudoInst<(outs GPR:$Rd), (ins GPR:$Rn, GPR:$Rm,
def MUL : AsMul1I32<0b0000000, (outs GPR:$Rd), (ins GPR:$Rn, GPR:$Rm),
IIC_iMUL32, "mul", "\t$Rd, $Rn, $Rm",
[(set GPR:$Rd, (mul GPR:$Rn, GPR:$Rm))]>,
- Requires<[IsARM, HasV6]>;
+ Requires<[IsARM, HasV6]> {
+ let Inst{15-12} = 0b0000;
+}
}
let Constraints = "@earlyclobber $Rd" in
OpenPOWER on IntegriCloud