summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2013-06-04 22:52:09 +0000
committerEvan Cheng <evan.cheng@apple.com>2013-06-04 22:52:09 +0000
commit4ec309700b2eb026ca33c6f9930de11e07ac6bb2 (patch)
tree306a6ac0dff71c58ab67f0e43dd2b30a01f89c24 /llvm/lib/Target
parentdb7a52a6e71d7a8f521225f673ecd62e65a1b474 (diff)
downloadbcm5719-llvm-4ec309700b2eb026ca33c6f9930de11e07ac6bb2.tar.gz
bcm5719-llvm-4ec309700b2eb026ca33c6f9930de11e07ac6bb2.zip
Cortex-R5 can issue Thumb2 integer division instructions.
llvm-svn: 183275
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/ARM/ARM.td3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARM.td b/llvm/lib/Target/ARM/ARM.td
index 6b8dbb27239..6e9d62fdea1 100644
--- a/llvm/lib/Target/ARM/ARM.td
+++ b/llvm/lib/Target/ARM/ARM.td
@@ -177,7 +177,8 @@ def ProcA15 : SubtargetFeature<"a15", "ARMProcFamily", "CortexA15",
FeatureTrustZone]>;
def ProcR5 : SubtargetFeature<"r5", "ARMProcFamily", "CortexR5",
"Cortex-R5 ARM processors",
- [FeatureSlowFPBrcc, FeatureHWDivARM,
+ [FeatureSlowFPBrcc,
+ FeatureHWDiv, FeatureHWDivARM,
FeatureHasSlowFPVMLx,
FeatureAvoidPartialCPSR,
FeatureT2XtPk]>;
OpenPOWER on IntegriCloud