summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2010-09-25 01:09:28 +0000
committerEvan Cheng <evan.cheng@apple.com>2010-09-25 01:09:28 +0000
commit48cc21620f82ba2bade6704004c036cbae386086 (patch)
tree93cb28344caa01ec262cec59d5220c755fa966ac /llvm/lib/Target
parentc60da031c5c1904894c4f0b1be58b685c6e80142 (diff)
downloadbcm5719-llvm-48cc21620f82ba2bade6704004c036cbae386086.tar.gz
bcm5719-llvm-48cc21620f82ba2bade6704004c036cbae386086.zip
Fix IIC_iEXTAr itinerary class of Cortex-A9.
llvm-svn: 114784
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/ARM/ARMScheduleA9.td2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMScheduleA9.td b/llvm/lib/Target/ARM/ARMScheduleA9.td
index 4118b90907d..165ecbcbac4 100644
--- a/llvm/lib/Target/ARM/ARMScheduleA9.td
+++ b/llvm/lib/Target/ARM/ARMScheduleA9.td
@@ -53,7 +53,7 @@ def CortexA9Itineraries : ProcessorItineraries<
//
// Zero and sign extension instructions
InstrItinData<IIC_iEXTr , [InstrStage<1, [A9_Pipe0, A9_Pipe1]>], [2, 1]>,
- InstrItinData<IIC_iEXTAr, [InstrStage<1, [A9_Pipe0, A9_Pipe1]>], [3, 1, 1]>,
+ InstrItinData<IIC_iEXTAr, [InstrStage<2, [A9_Pipe0, A9_Pipe1]>], [3, 1, 1]>,
//
// Compare instructions
InstrItinData<IIC_iCMPi , [InstrStage<1, [A9_Pipe0, A9_Pipe1]>], [2]>,
OpenPOWER on IntegriCloud