summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorOwen Anderson <resistor@mac.com>2011-08-11 22:05:38 +0000
committerOwen Anderson <resistor@mac.com>2011-08-11 22:05:38 +0000
commit2f7aa73312e3aa9eb9d45c8c824a5baa13c8d93f (patch)
treed2e86d08b207c28976080866fffb021f7a6faae4 /llvm/lib/Target
parenta2b8b606462400c14335f53ffd34ac2ff15b71fb (diff)
downloadbcm5719-llvm-2f7aa73312e3aa9eb9d45c8c824a5baa13c8d93f.tar.gz
bcm5719-llvm-2f7aa73312e3aa9eb9d45c8c824a5baa13c8d93f.zip
Add missing predicate operand on SMLA and friends.
llvm-svn: 137368
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
index e4d7393bebd..b5adc4977e6 100644
--- a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
+++ b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
@@ -1260,6 +1260,8 @@ static bool DecodeSMLAInstruction(llvm::MCInst &Inst, unsigned Insn,
!DecodeGPRnopcRegisterClass(Inst, Ra, Address, Decoder))
return false;
+ if (!DecodePredicateOperand(Inst, pred, Address, Decoder)) return false;
+
return true;
}
OpenPOWER on IntegriCloud