summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorDaniel Jasper <djasper@google.com>2016-12-01 14:33:50 +0000
committerDaniel Jasper <djasper@google.com>2016-12-01 14:33:50 +0000
commit19b9284f1d3e6278e81adba00a8d268691ab4568 (patch)
tree30a34028a54d8534b59a2ab3f57f3e87aae6f60f /llvm/lib/Target
parentda7e4017c6403dedf25f9e3740b22977bd3b6ad1 (diff)
downloadbcm5719-llvm-19b9284f1d3e6278e81adba00a8d268691ab4568.tar.gz
bcm5719-llvm-19b9284f1d3e6278e81adba00a8d268691ab4568.zip
Silence GCC's -Wenum-compare after r288335 in the same way it is done
in X86FastISel.cpp. llvm-svn: 288337
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 4b48537f701..661d28156ba 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -26280,7 +26280,8 @@ static bool combineX86ShuffleChain(ArrayRef<SDValue> Inputs, SDValue Root,
DCI.AddToWorklist(BitMask.getNode());
Res = DAG.getBitcast(MaskVT, V1);
DCI.AddToWorklist(Res.getNode());
- unsigned AndOpcode = FloatDomain ? X86ISD::FAND : ISD::AND;
+ unsigned AndOpcode =
+ FloatDomain ? unsigned(X86ISD::FAND) : unsigned(ISD::AND);
Res = DAG.getNode(AndOpcode, DL, MaskVT, Res, BitMask);
DCI.AddToWorklist(Res.getNode());
DCI.CombineTo(Root.getNode(), DAG.getBitcast(RootVT, Res),
OpenPOWER on IntegriCloud