diff options
author | Craig Topper <craig.topper@gmail.com> | 2016-04-15 06:20:14 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@gmail.com> | 2016-04-15 06:20:14 +0000 |
commit | 13e9dc66e4046c36138a0e138d97d684aeeb6e6e (patch) | |
tree | 838971de06deba003a0a3759bb8f2722da5093d4 /llvm/lib/Target | |
parent | 0aed05ae4b6de5a4bf5ae09ce75eb0dd9ca93d8b (diff) | |
download | bcm5719-llvm-13e9dc66e4046c36138a0e138d97d684aeeb6e6e.tar.gz bcm5719-llvm-13e9dc66e4046c36138a0e138d97d684aeeb6e6e.zip |
[X86] AND, OR, and XOR of vectors are always legal no need to set them legal explicitly.
llvm-svn: 266412
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index eb9e31c8e5e..61e48468a49 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -1465,11 +1465,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM, // Custom lower several nodes. for (MVT VT : MVT::vector_valuetypes()) { unsigned EltSize = VT.getVectorElementType().getSizeInBits(); - if (EltSize == 1) { - setOperationAction(ISD::AND, VT, Legal); - setOperationAction(ISD::OR, VT, Legal); - setOperationAction(ISD::XOR, VT, Legal); - } if ((VT.is128BitVector() || VT.is256BitVector()) && EltSize >= 32) { setOperationAction(ISD::MGATHER, VT, Custom); setOperationAction(ISD::MSCATTER, VT, Custom); |