summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2016-03-31 04:37:41 +0000
committerCraig Topper <craig.topper@gmail.com>2016-03-31 04:37:41 +0000
commitd2aa03a60abea67e652072e5500a474fe0388c7b (patch)
treed32dad82b027cbc8b6d14247037f63de6d95b60a /llvm/lib/Target/X86
parent1c7237ae619d3d1d455f48a601e72c2795f81e40 (diff)
downloadbcm5719-llvm-d2aa03a60abea67e652072e5500a474fe0388c7b.tar.gz
bcm5719-llvm-d2aa03a60abea67e652072e5500a474fe0388c7b.zip
[X86] Use MVT instead of EVT in code called after legalization.
llvm-svn: 264992
Diffstat (limited to 'llvm/lib/Target/X86')
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 41419327561..8b0ad777021 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -6349,8 +6349,8 @@ static SDValue ExpandHorizontalBinOp(const SDValue &V0, const SDValue &V1,
SDLoc DL, SelectionDAG &DAG,
unsigned X86Opcode, bool Mode,
bool isUndefLO, bool isUndefHI) {
- EVT VT = V0.getValueType();
- assert(VT.is256BitVector() && VT == V1.getValueType() &&
+ MVT VT = V0.getSimpleValueType();
+ assert(VT.is256BitVector() && VT == V1.getSimpleValueType() &&
"Invalid nodes in input!");
unsigned NumElts = VT.getVectorNumElements();
@@ -6358,7 +6358,7 @@ static SDValue ExpandHorizontalBinOp(const SDValue &V0, const SDValue &V1,
SDValue V0_HI = extract128BitVector(V0, NumElts/2, DAG, DL);
SDValue V1_LO = extract128BitVector(V1, 0, DAG, DL);
SDValue V1_HI = extract128BitVector(V1, NumElts/2, DAG, DL);
- EVT NewVT = V0_LO.getValueType();
+ MVT NewVT = V0_LO.getSimpleValueType();
SDValue LO = DAG.getUNDEF(NewVT);
SDValue HI = DAG.getUNDEF(NewVT);
OpenPOWER on IntegriCloud