summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86
diff options
context:
space:
mode:
authorRafael Espindola <rafael.espindola@gmail.com>2017-07-11 23:18:25 +0000
committerRafael Espindola <rafael.espindola@gmail.com>2017-07-11 23:18:25 +0000
commit1beb702ba2158a324c0b7b4ce8fed77c06044990 (patch)
tree64e8c3439553f37c10e7a6cffe693cfca65f1b5f /llvm/lib/Target/X86
parentb8ad3eebcad9417cab81418d302dfda4b910f5eb (diff)
downloadbcm5719-llvm-1beb702ba2158a324c0b7b4ce8fed77c06044990.tar.gz
bcm5719-llvm-1beb702ba2158a324c0b7b4ce8fed77c06044990.zip
Fully fix the movw/movt addend.
The issue is not if the value is pcrel. It is whether we have a relocation or not. If we have a relocation, the static linker will select the upper bits. If we don't have a relocation, we have to do it. llvm-svn: 307730
Diffstat (limited to 'llvm/lib/Target/X86')
-rw-r--r--llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp b/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp
index 914fb36f91a..733eac7c032 100644
--- a/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp
+++ b/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp
@@ -110,7 +110,7 @@ public:
void applyFixup(const MCAssembler &Asm, const MCFixup &Fixup,
const MCValue &Target, MutableArrayRef<char> Data,
- uint64_t Value, bool IsPCRel) const override {
+ uint64_t Value, bool IsResolved) const override {
unsigned Size = 1 << getFixupKindLog2Size(Fixup.getKind());
assert(Fixup.getOffset() + Size <= Data.size() && "Invalid fixup offset!");
OpenPOWER on IntegriCloud