diff options
| author | Craig Topper <craig.topper@intel.com> | 2018-06-24 06:29:50 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2018-06-24 06:29:50 +0000 |
| commit | 19772c89c72854d465c0bc1e74aa4235ecfcb560 (patch) | |
| tree | b87e1b9f665d2cbe5ca1212c71e63d9e69aa6ecf /llvm/lib/Target/X86/X86InstrInfo.cpp | |
| parent | aa202f03f72b64cb5710ffcb108491ce31026e6a (diff) | |
| download | bcm5719-llvm-19772c89c72854d465c0bc1e74aa4235ecfcb560.tar.gz bcm5719-llvm-19772c89c72854d465c0bc1e74aa4235ecfcb560.zip | |
[X86] Rename VFPCLASSSS and VFPCLASSSD internal instruction names to include a Z to match other EVEX instructions.
llvm-svn: 335428
Diffstat (limited to 'llvm/lib/Target/X86/X86InstrInfo.cpp')
| -rw-r--r-- | llvm/lib/Target/X86/X86InstrInfo.cpp | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/lib/Target/X86/X86InstrInfo.cpp b/llvm/lib/Target/X86/X86InstrInfo.cpp index cfa25731c40..d073c0a5cc9 100644 --- a/llvm/lib/Target/X86/X86InstrInfo.cpp +++ b/llvm/lib/Target/X86/X86InstrInfo.cpp @@ -1007,8 +1007,8 @@ X86InstrInfo::X86InstrInfo(X86Subtarget &STI) { X86::VEXPANDPSZrr, X86::VEXPANDPSZrm, TB_NO_REVERSE }, { X86::VFPCLASSPDZrr, X86::VFPCLASSPDZrm, 0 }, { X86::VFPCLASSPSZrr, X86::VFPCLASSPSZrm, 0 }, - { X86::VFPCLASSSDrr, X86::VFPCLASSSDrm, TB_NO_REVERSE }, - { X86::VFPCLASSSSrr, X86::VFPCLASSSSrm, TB_NO_REVERSE }, + { X86::VFPCLASSSDZrr, X86::VFPCLASSSDZrm, TB_NO_REVERSE }, + { X86::VFPCLASSSSZrr, X86::VFPCLASSSSZrm, TB_NO_REVERSE }, { X86::VGETEXPPDZr, X86::VGETEXPPDZm, 0 }, { X86::VGETEXPPSZr, X86::VGETEXPPSZm, 0 }, { X86::VGETMANTPDZrri, X86::VGETMANTPDZrmi, 0 }, @@ -3147,8 +3147,8 @@ X86InstrInfo::X86InstrInfo(X86Subtarget &STI) { X86::VFPCLASSPSZ128rrk, X86::VFPCLASSPSZ128rmk, 0 }, { X86::VFPCLASSPSZ256rrk, X86::VFPCLASSPSZ256rmk, 0 }, { X86::VFPCLASSPSZrrk, X86::VFPCLASSPSZrmk, 0 }, - { X86::VFPCLASSSDrrk, X86::VFPCLASSSDrmk, TB_NO_REVERSE }, - { X86::VFPCLASSSSrrk, X86::VFPCLASSSSrmk, TB_NO_REVERSE }, + { X86::VFPCLASSSDZrrk, X86::VFPCLASSSDZrmk, TB_NO_REVERSE }, + { X86::VFPCLASSSSZrrk, X86::VFPCLASSSSZrmk, TB_NO_REVERSE }, // AES foldable instructions { X86::AESDECLASTrr, X86::AESDECLASTrm, TB_ALIGN_16 }, |
