diff options
author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2018-02-24 14:06:39 +0000 |
---|---|---|
committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2018-02-24 14:06:39 +0000 |
commit | a4fb569483082cdfb644c9ce02157b6ec67ce1a4 (patch) | |
tree | 8046c98777611939c74d724ae7d12b40cc6526b8 /llvm/lib/Target/X86/X86ISelLowering.cpp | |
parent | 8ad91261e872d676f8ac2a093420b25b05c8ee6b (diff) | |
download | bcm5719-llvm-a4fb569483082cdfb644c9ce02157b6ec67ce1a4.tar.gz bcm5719-llvm-a4fb569483082cdfb644c9ce02157b6ec67ce1a4.zip |
[X86][SSE] combineSubToSubus - support v8i64 handling from SSSE3
Our UMIN/UMAX, vector truncation and shuffle combining is good enough to efficiently handle v8i64 with the number of leading zeros that are necessary for PSUBUS.
llvm-svn: 326034
Diffstat (limited to 'llvm/lib/Target/X86/X86ISelLowering.cpp')
-rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index 14362c6392e..2cce3669719 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -37638,7 +37638,7 @@ static SDValue combineSubToSubus(SDNode *N, SelectionDAG &DAG, // PSUBUS is supported, starting from SSE2, but truncation for v8i32 // is only worth it with SSSE3 (PSHUFB). if (!(Subtarget.hasSSE2() && (VT == MVT::v16i8 || VT == MVT::v8i16)) && - !(Subtarget.hasSSSE3() && (VT == MVT::v8i32)) && + !(Subtarget.hasSSSE3() && (VT == MVT::v8i32 || VT == MVT::v8i64)) && !(Subtarget.hasAVX() && (VT == MVT::v32i8 || VT == MVT::v16i16)) && !(Subtarget.useBWIRegs() && (VT == MVT::v64i8 || VT == MVT::v32i16 || VT == MVT::v16i32 || VT == MVT::v8i64))) |