diff options
| author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2019-05-03 10:13:41 +0000 |
|---|---|---|
| committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2019-05-03 10:13:41 +0000 |
| commit | 88f9117168f71f652e212b9c1f191c3a855600ed (patch) | |
| tree | 81204de0988de16a41a193bbad1b04164225962e /llvm/lib/Target/X86/X86ISelLowering.cpp | |
| parent | 1756630dfaa19ba00c4d0dc0266831ddb609b433 (diff) | |
| download | bcm5719-llvm-88f9117168f71f652e212b9c1f191c3a855600ed.tar.gz bcm5719-llvm-88f9117168f71f652e212b9c1f191c3a855600ed.zip | |
Reduce variable scope to just the if() block its actually used in. NFCI.
llvm-svn: 359869
Diffstat (limited to 'llvm/lib/Target/X86/X86ISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index b8897775f1e..b89d47844de 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -2708,7 +2708,6 @@ static SDValue getv64i1Argument(CCValAssign &VA, CCValAssign &NextVA, "The values should reside in two registers"); SDValue Lo, Hi; - unsigned Reg; SDValue ArgValueLo, ArgValueHi; MachineFunction &MF = DAG.getMachineFunction(); @@ -2718,7 +2717,7 @@ static SDValue getv64i1Argument(CCValAssign &VA, CCValAssign &NextVA, if (nullptr == InFlag) { // When no physical register is present, // create an intermediate virtual register. - Reg = MF.addLiveIn(VA.getLocReg(), RC); + unsigned Reg = MF.addLiveIn(VA.getLocReg(), RC); ArgValueLo = DAG.getCopyFromReg(Root, Dl, Reg, MVT::i32); Reg = MF.addLiveIn(NextVA.getLocReg(), RC); ArgValueHi = DAG.getCopyFromReg(Root, Dl, Reg, MVT::i32); |
