diff options
author | Dan Gohman <gohman@apple.com> | 2009-02-07 16:15:20 +0000 |
---|---|---|
committer | Dan Gohman <gohman@apple.com> | 2009-02-07 16:15:20 +0000 |
commit | 747e55bc9a6dff676b86ad7ed6b68b1d6b27a98f (patch) | |
tree | 3a6c326b6693d7d3a15d4fcdb3cb8fce91cb35c8 /llvm/lib/Target/X86/X86ISelLowering.cpp | |
parent | e9000829b0c1e092d09ebfc3522b5bd4c7b9e3a2 (diff) | |
download | bcm5719-llvm-747e55bc9a6dff676b86ad7ed6b68b1d6b27a98f.tar.gz bcm5719-llvm-747e55bc9a6dff676b86ad7ed6b68b1d6b27a98f.zip |
Constify TargetInstrInfo::EmitInstrWithCustomInserter, allowing
ScheduleDAG's TLI member to use const.
llvm-svn: 64018
Diffstat (limited to 'llvm/lib/Target/X86/X86ISelLowering.cpp')
-rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index 56e6852f324..41526b65f1a 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -6984,7 +6984,7 @@ X86TargetLowering::EmitAtomicBitwiseWithCustomInserter(MachineInstr *bInstr, unsigned notOpc, unsigned EAXreg, TargetRegisterClass *RC, - bool invSrc) { + bool invSrc) const { // For the atomic bitwise operator, we generate // thisMBB: // newMBB: @@ -7081,7 +7081,7 @@ X86TargetLowering::EmitAtomicBit6432WithCustomInserter(MachineInstr *bInstr, unsigned regOpcH, unsigned immOpcL, unsigned immOpcH, - bool invSrc) { + bool invSrc) const { // For the atomic bitwise operator, we generate // thisMBB (instructions are in pairs, except cmpxchg8b) // ld t1,t2 = [bitinstr.addr] @@ -7225,7 +7225,7 @@ X86TargetLowering::EmitAtomicBit6432WithCustomInserter(MachineInstr *bInstr, MachineBasicBlock * X86TargetLowering::EmitAtomicMinMaxWithCustomInserter(MachineInstr *mInstr, MachineBasicBlock *MBB, - unsigned cmovOpc) { + unsigned cmovOpc) const { // For the atomic min/max operator, we generate // thisMBB: // newMBB: @@ -7325,7 +7325,7 @@ X86TargetLowering::EmitAtomicMinMaxWithCustomInserter(MachineInstr *mInstr, MachineBasicBlock * X86TargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI, - MachineBasicBlock *BB) { + MachineBasicBlock *BB) const { DebugLoc dl = MI->getDebugLoc(); const TargetInstrInfo *TII = getTargetMachine().getInstrInfo(); switch (MI->getOpcode()) { |