summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelLowering.cpp
diff options
context:
space:
mode:
authorElena Demikhovsky <elena.demikhovsky@intel.com>2015-06-04 07:49:56 +0000
committerElena Demikhovsky <elena.demikhovsky@intel.com>2015-06-04 07:49:56 +0000
commit2f1a0dabd046ccc9cbf448e8205f7b2a6e7ebed4 (patch)
treeada80ea14abd8f22cea497874227d3655976efeb /llvm/lib/Target/X86/X86ISelLowering.cpp
parent22adfb4373081540c86d27073f5c6b7b1cac1bfe (diff)
downloadbcm5719-llvm-2f1a0dabd046ccc9cbf448e8205f7b2a6e7ebed4.tar.gz
bcm5719-llvm-2f1a0dabd046ccc9cbf448e8205f7b2a6e7ebed4.zip
AVX-512: I brought back vector-shuffle-512-v8.ll test.
I re-generated it after all AVX-512 shuffle optimizations. llvm-svn: 239026
Diffstat (limited to 'llvm/lib/Target/X86/X86ISelLowering.cpp')
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index d97bff72cf1..040779e5ed2 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -6360,7 +6360,8 @@ static SDValue get1bitLaneShuffleImm8ForMask(ArrayRef<int> Mask, SDLoc DL,
"Up to 8 elts may be in Imm8 1-bit lane shuffle mask");
unsigned Imm = 0;
for (unsigned i = 0; i < Mask.size(); ++i)
- Imm |= (Mask[i] % 2) << i;
+ if (Mask[i] >= 0)
+ Imm |= (Mask[i] % 2) << i;
return DAG.getConstant(Imm, DL, MVT::i8);
}
OpenPOWER on IntegriCloud