summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelLowering.cpp
diff options
context:
space:
mode:
authorNikita Popov <nikita.ppv@gmail.com>2019-03-15 21:04:34 +0000
committerNikita Popov <nikita.ppv@gmail.com>2019-03-15 21:04:34 +0000
commit1a26144ff5a91023b76746ab049bbf12261b9c9c (patch)
tree508a273be477b4fe8475bf4312d734a50a726ec6 /llvm/lib/Target/X86/X86ISelLowering.cpp
parent989ec59c9f04d89ac4f3dc3e653b96996dd6eafe (diff)
downloadbcm5719-llvm-1a26144ff5a91023b76746ab049bbf12261b9c9c.tar.gz
bcm5719-llvm-1a26144ff5a91023b76746ab049bbf12261b9c9c.zip
[AArch64] Turn BIC immediate creation into a DAG combine
Switch BIC immediate creation for vector ANDs from custom lowering to a DAG combine, which gives generic DAG combines a change to apply first. In particular this avoids (and x, -1) being turned into a (bic x, 0) instead of being eliminated entirely. Differential Revision: https://reviews.llvm.org/D59187 llvm-svn: 356299
Diffstat (limited to 'llvm/lib/Target/X86/X86ISelLowering.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud