diff options
author | Kang Zhang <shkzhang@cn.ibm.com> | 2018-12-25 03:29:51 +0000 |
---|---|---|
committer | Kang Zhang <shkzhang@cn.ibm.com> | 2018-12-25 03:29:51 +0000 |
commit | d501a1e59676c827bfcd723c3811a864500b536f (patch) | |
tree | 0c62790f2137a7dfe7dfb229fa3112322c23b350 /llvm/lib/Target/PowerPC/PPCISelLowering.cpp | |
parent | 495b9e0eb7b14283c669dd031433298320a5418d (diff) | |
download | bcm5719-llvm-d501a1e59676c827bfcd723c3811a864500b536f.tar.gz bcm5719-llvm-d501a1e59676c827bfcd723c3811a864500b536f.zip |
[PowerPC] Fix the bug of ISD::ADDE to set its second return type to glue
Summary:
This patch is to fix the bug imported by rL341634.
In above submit , the the return type of ISD::ADDE is
14224: SDVTList VTs = DAG.getVTList(MVT::i64, MVT::i64),
but in fact, the second return type of ISD::ADDE should be
MVT::Glue not MVT::i64.
Reviewed By: hfinkel
Differential Revision: https://reviews.llvm.org/D55977
llvm-svn: 350061
Diffstat (limited to 'llvm/lib/Target/PowerPC/PPCISelLowering.cpp')
-rw-r--r-- | llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp index a1c2e2f74ee..fed73639ce6 100644 --- a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp +++ b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp @@ -14389,7 +14389,7 @@ static SDValue combineADDToADDZE(SDNode *N, SelectionDAG &DAG, return SDValue(); SDLoc DL(N); - SDVTList VTs = DAG.getVTList(MVT::i64, MVT::i64); + SDVTList VTs = DAG.getVTList(MVT::i64, MVT::Glue); SDValue Cmp = RHS.getOperand(0); SDValue Z = Cmp.getOperand(0); auto *Constant = dyn_cast<ConstantSDNode>(Cmp.getOperand(1)); |