diff options
| author | Chris Lattner <sabre@nondot.org> | 2007-02-25 19:59:18 +0000 |
|---|---|---|
| committer | Chris Lattner <sabre@nondot.org> | 2007-02-25 19:59:18 +0000 |
| commit | 4d2f5f8740745646f1f484b91d8129d129cf69b2 (patch) | |
| tree | 9051b8ecaff582616702eab2324d1dd7fac0c642 /llvm/lib/Target/PowerPC/PPCISelLowering.cpp | |
| parent | a41e93be3d817585950ddc3a3c3356627932f998 (diff) | |
| download | bcm5719-llvm-4d2f5f8740745646f1f484b91d8129d129cf69b2.tar.gz bcm5719-llvm-4d2f5f8740745646f1f484b91d8129d129cf69b2.zip | |
always promote float varargs to double.
llvm-svn: 34604
Diffstat (limited to 'llvm/lib/Target/PowerPC/PPCISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp index c7ab474de4b..61c3f117edc 100644 --- a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp +++ b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp @@ -1423,7 +1423,7 @@ static SDOperand LowerCALL(SDOperand Op, SelectionDAG &DAG, break; case MVT::f32: case MVT::f64: - if (isVarArg && isPPC64) { + if (isVarArg || isPPC64) { // Float varargs need to be promoted to double. if (Arg.getValueType() == MVT::f32) Arg = DAG.getNode(ISD::FP_EXTEND, MVT::f64, Arg); |
