diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2006-11-09 19:11:50 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2006-11-09 19:11:50 +0000 |
| commit | 36a8fbf77167766d5a60e1920aa1e704286329b1 (patch) | |
| tree | 5b2c4bb27e7b4c5ea225e25c1daeef7073fab059 /llvm/lib/Target/PowerPC/PPCISelLowering.cpp | |
| parent | 6878378390519acc868d48733bfc59b3ec2298f8 (diff) | |
| download | bcm5719-llvm-36a8fbf77167766d5a60e1920aa1e704286329b1.tar.gz bcm5719-llvm-36a8fbf77167766d5a60e1920aa1e704286329b1.zip | |
PPC supports i32 / i64 pre-inc load / store.
llvm-svn: 31599
Diffstat (limited to 'llvm/lib/Target/PowerPC/PPCISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp index a850e473ddd..a7482382178 100644 --- a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp +++ b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp @@ -50,6 +50,12 @@ PPCTargetLowering::PPCTargetLowering(PPCTargetMachine &TM) // PowerPC does not have truncstore for i1. setStoreXAction(MVT::i1, Promote); + // PowerPC has i32 and i64 pre-inc load and store's. + setIndexedLoadAction(ISD::PRE_INC, MVT::i32, Legal); + setIndexedLoadAction(ISD::PRE_INC, MVT::i64, Legal); + setIndexedStoreAction(ISD::PRE_INC, MVT::i32, Legal); + setIndexedStoreAction(ISD::PRE_INC, MVT::i64, Legal); + setOperationAction(ISD::ConstantFP, MVT::f64, Expand); setOperationAction(ISD::ConstantFP, MVT::f32, Expand); |

