summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
diff options
context:
space:
mode:
authorTim Shen <timshen91@gmail.com>2017-12-06 19:22:19 +0000
committerTim Shen <timshen91@gmail.com>2017-12-06 19:22:19 +0000
commit7654ed03e30685594414198dd9eac44e12cef8c6 (patch)
tree8cbed07f17fd386febeee3878b64e1ac2788da5a /llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
parent94d788fa7833004b77aaf3b53ef208e23e23fc44 (diff)
downloadbcm5719-llvm-7654ed03e30685594414198dd9eac44e12cef8c6.tar.gz
bcm5719-llvm-7654ed03e30685594414198dd9eac44e12cef8c6.zip
[Hexagon] Suppress warnings on unused variables defind for asserts.
llvm-svn: 319940
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp b/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
index 3a9e50826a0..6b25f74860e 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
@@ -184,6 +184,7 @@ HexagonTargetLowering::LowerHvxExtractElement(SDValue Op, SelectionDAG &DAG)
MVT ElemTy = ty(VecV).getVectorElementType();
unsigned ElemWidth = ElemTy.getSizeInBits();
assert(ElemWidth >= 8 && ElemWidth <= 32); // TODO i64
+ (void)ElemWidth;
const SDLoc &dl(Op);
SDValue IdxV = Op.getOperand(1);
@@ -215,6 +216,7 @@ HexagonTargetLowering::LowerHvxInsertElement(SDValue Op, SelectionDAG &DAG)
MVT ElemTy = ty(VecV).getVectorElementType();
unsigned ElemWidth = ElemTy.getSizeInBits();
assert(ElemWidth >= 8 && ElemWidth <= 32); // TODO i64
+ (void)ElemWidth;
auto InsertWord = [&DAG,&dl,this] (SDValue VecV, SDValue ValV,
SDValue ByteIdxV) {
OpenPOWER on IntegriCloud