summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.h
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2019-10-01 01:44:39 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2019-10-01 01:44:39 +0000
commitf24ac13aaae63d92317dac839ce57857a7b444dc (patch)
treea3a843f29303a3d110065a4ab32278de6e9bb33f /llvm/lib/Target/Hexagon/HexagonISelLowering.h
parent2d92c8844e57b590f72abb68cee8eb310c3c5018 (diff)
downloadbcm5719-llvm-f24ac13aaae63d92317dac839ce57857a7b444dc.tar.gz
bcm5719-llvm-f24ac13aaae63d92317dac839ce57857a7b444dc.zip
TLI: Remove DAG argument from getRegisterByName
Replace with the MachineFunction. X86 is the only user, and only uses it for the function. This removes one obstacle from using this in GlobalISel. The other is the more tolerable EVT argument. The X86 use of the function seems questionable to me. It checks hasFP, before frame lowering. llvm-svn: 373292
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonISelLowering.h')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLowering.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLowering.h b/llvm/lib/Target/Hexagon/HexagonISelLowering.h
index 642ad1db19c..75f553bfec7 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLowering.h
+++ b/llvm/lib/Target/Hexagon/HexagonISelLowering.h
@@ -229,8 +229,8 @@ namespace HexagonISD {
bool mayBeEmittedAsTailCall(const CallInst *CI) const override;
- unsigned getRegisterByName(const char* RegName, EVT VT,
- SelectionDAG &DAG) const override;
+ Register getRegisterByName(const char* RegName, EVT VT,
+ const MachineFunction &MF) const override;
/// If a physical register, this returns the register that receives the
/// exception address on entry to an EH pad.
OpenPOWER on IntegriCloud