summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2016-03-14 18:09:43 +0000
committerSanjay Patel <spatel@rotateright.com>2016-03-14 18:09:43 +0000
commit75068527093d2ac4a12e2d8310ee3cf3be4458d8 (patch)
tree466ea90a28438ee2885dc9dff8aba6a3ecc455a8 /llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
parentbb9f50014c6695a5831ec786192a1051ff996d45 (diff)
downloadbcm5719-llvm-75068527093d2ac4a12e2d8310ee3cf3be4458d8.tar.gz
bcm5719-llvm-75068527093d2ac4a12e2d8310ee3cf3be4458d8.zip
[DAG] use !isUndef() ; NFCI
llvm-svn: 263453
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonISelLowering.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
index c219596811a..3740e7f809e 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
@@ -2316,7 +2316,7 @@ static SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) {
!isa<ConstantSDNode>(V1.getOperand(0))) {
bool IsScalarToVector = true;
for (unsigned i = 1, e = V1.getNumOperands(); i != e; ++i)
- if (V1.getOperand(i).getOpcode() != ISD::UNDEF) {
+ if (!V1.getOperand(i).isUndef()) {
IsScalarToVector = false;
break;
}
OpenPOWER on IntegriCloud