summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2015-02-26 00:00:24 +0000
committerEric Christopher <echristo@gmail.com>2015-02-26 00:00:24 +0000
commit23a3a7c87139324f3c786a038f698e372e98b514 (patch)
tree62b2ce2eba85c858383fb26c3c737ba2382a7f8a /llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
parentf8ea847e482690e35baaad8d7fb8a582fe199db3 (diff)
downloadbcm5719-llvm-23a3a7c87139324f3c786a038f698e372e98b514.tar.gz
bcm5719-llvm-23a3a7c87139324f3c786a038f698e372e98b514.zip
Remove an argument-less call to getSubtargetImpl from TargetLoweringBase.
This required plumbing a TargetRegisterInfo through computeRegisterProperties and into findRepresentativeClass which uses it for register class iteration. This required passing a subtarget into a few target specific initializations of TargetLowering. llvm-svn: 230583
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonISelLowering.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
index 661be51e1b3..c481f1c8230 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
@@ -1055,7 +1055,7 @@ HexagonTargetLowering::HexagonTargetLowering(const TargetMachine &TM,
addRegisterClass(MVT::i1, &Hexagon::PredRegsRegClass);
- computeRegisterProperties();
+ computeRegisterProperties(Subtarget->getRegisterInfo());
// Align loop entry
setPrefLoopAlignment(4);
OpenPOWER on IntegriCloud