summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp
diff options
context:
space:
mode:
authorJia Liu <proljc@gmail.com>2012-02-18 12:03:15 +0000
committerJia Liu <proljc@gmail.com>2012-02-18 12:03:15 +0000
commitb22310fda63e03a80c808de5e0510339668820ea (patch)
tree18c810d3237dd8fdb79c60ab38e2415632d92f22 /llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp
parent26538e8cc5d4aec1daf6243a1729fe2e99d73447 (diff)
downloadbcm5719-llvm-b22310fda63e03a80c808de5e0510339668820ea.tar.gz
bcm5719-llvm-b22310fda63e03a80c808de5e0510339668820ea.zip
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
llvm-svn: 150878
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp b/llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp
index f2f60c56e48..21004744603 100644
--- a/llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonExpandPredSpillCode.cpp
@@ -1,11 +1,11 @@
-//===- HexagonExpandPredSpillCode.cpp - Expand Predicate Spill Code -------===//
+//===-- HexagonExpandPredSpillCode.cpp - Expand Predicate Spill Code ------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
-//===----------------------------------------------------------------------===////
+//===----------------------------------------------------------------------===//
// The Hexagon processor has no instructions that load or store predicate
// registers directly. So, when these registers must be spilled a general
// purpose register must be found and the value copied to/from it from/to
OpenPOWER on IntegriCloud