diff options
| author | Scott Michel <scottm@aero.org> | 2009-01-26 03:31:40 +0000 |
|---|---|---|
| committer | Scott Michel <scottm@aero.org> | 2009-01-26 03:31:40 +0000 |
| commit | 9e3e4a9219dcb07ecbf0897cbd9d9b39d1cd9630 (patch) | |
| tree | 91caf5e19d12ca8baf4005987f658240ea13adbc /llvm/lib/Target/CellSPU/SPUInstrInfo.cpp | |
| parent | 624801e87e06c9f4436a2c3ad41289d5d3a82505 (diff) | |
| download | bcm5719-llvm-9e3e4a9219dcb07ecbf0897cbd9d9b39d1cd9630.tar.gz bcm5719-llvm-9e3e4a9219dcb07ecbf0897cbd9d9b39d1cd9630.zip | |
CellSPU:
- Rename fcmp.ll test to fcmp32.ll, start adding new double tests to fcmp64.ll
- Fix select_bits.ll test
- Capitulate to the DAGCombiner and move i64 constant loads to instruction
selection (SPUISelDAGtoDAG.cpp).
<rant>DAGCombiner will insert all kinds of 64-bit optimizations after
operation legalization occurs and now we have to do most of the work that
instruction selection should be doing twice (once to determine if v2i64
build_vector can be handled by SelectCode(), which then runs all of the
predicates a second time to select the necessary instructions.) But,
CellSPU is a good citizen.</rant>
llvm-svn: 62990
Diffstat (limited to 'llvm/lib/Target/CellSPU/SPUInstrInfo.cpp')
| -rw-r--r-- | llvm/lib/Target/CellSPU/SPUInstrInfo.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/CellSPU/SPUInstrInfo.cpp b/llvm/lib/Target/CellSPU/SPUInstrInfo.cpp index 91d52facada..f35a42d71a9 100644 --- a/llvm/lib/Target/CellSPU/SPUInstrInfo.cpp +++ b/llvm/lib/Target/CellSPU/SPUInstrInfo.cpp @@ -155,13 +155,13 @@ SPUInstrInfo::isMoveInstr(const MachineInstr& MI, case SPU::ORr8_r32: case SPU::ORr32_r16: case SPU::ORr32_r8: - case SPU::ORr32_r64: case SPU::ORr16_r64: case SPU::ORr8_r64: - case SPU::ORr64_r32: case SPU::ORr64_r16: case SPU::ORr64_r8: */ + case SPU::ORr64_r32: + case SPU::ORr32_r64: case SPU::ORf32_r32: case SPU::ORr32_f32: case SPU::ORf64_r64: |
