summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2009-02-07 16:15:20 +0000
committerDan Gohman <gohman@apple.com>2009-02-07 16:15:20 +0000
commit747e55bc9a6dff676b86ad7ed6b68b1d6b27a98f (patch)
tree3a6c326b6693d7d3a15d4fcdb3cb8fce91cb35c8 /llvm/lib/Target/Alpha
parente9000829b0c1e092d09ebfc3522b5bd4c7b9e3a2 (diff)
downloadbcm5719-llvm-747e55bc9a6dff676b86ad7ed6b68b1d6b27a98f.tar.gz
bcm5719-llvm-747e55bc9a6dff676b86ad7ed6b68b1d6b27a98f.zip
Constify TargetInstrInfo::EmitInstrWithCustomInserter, allowing
ScheduleDAG's TLI member to use const. llvm-svn: 64018
Diffstat (limited to 'llvm/lib/Target/Alpha')
-rw-r--r--llvm/lib/Target/Alpha/AlphaISelLowering.cpp2
-rw-r--r--llvm/lib/Target/Alpha/AlphaISelLowering.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaISelLowering.cpp b/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
index 19029cee3a2..9e963ff4709 100644
--- a/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
+++ b/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
@@ -706,7 +706,7 @@ getRegClassForInlineAsmConstraint(const std::string &Constraint,
MachineBasicBlock *
AlphaTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
- MachineBasicBlock *BB) {
+ MachineBasicBlock *BB) const {
const TargetInstrInfo *TII = getTargetMachine().getInstrInfo();
assert((MI->getOpcode() == Alpha::CAS32 ||
MI->getOpcode() == Alpha::CAS64 ||
diff --git a/llvm/lib/Target/Alpha/AlphaISelLowering.h b/llvm/lib/Target/Alpha/AlphaISelLowering.h
index f165a7fa71f..fdd817c7648 100644
--- a/llvm/lib/Target/Alpha/AlphaISelLowering.h
+++ b/llvm/lib/Target/Alpha/AlphaISelLowering.h
@@ -99,7 +99,7 @@ namespace llvm {
bool hasITOF() { return useITOF; }
MachineBasicBlock *EmitInstrWithCustomInserter(MachineInstr *MI,
- MachineBasicBlock *BB);
+ MachineBasicBlock *BB) const;
virtual bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const;
OpenPOWER on IntegriCloud