summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaRegisterInfo.h
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2007-12-05 03:14:33 +0000
committerEvan Cheng <evan.cheng@apple.com>2007-12-05 03:14:33 +0000
commitbb26301864354b6bfc01212d4aa0ef695fbdc833 (patch)
tree2a038c5528298d90a23e0f9d74a1a8d2078376b5 /llvm/lib/Target/Alpha/AlphaRegisterInfo.h
parentd766e5d7c24b517bb8e2315dfd880dc78dedaed6 (diff)
downloadbcm5719-llvm-bb26301864354b6bfc01212d4aa0ef695fbdc833.tar.gz
bcm5719-llvm-bb26301864354b6bfc01212d4aa0ef695fbdc833.zip
Add a argument to storeRegToStackSlot and storeRegToAddr to specify whether
the stored register is killed. llvm-svn: 44600
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaRegisterInfo.h')
-rw-r--r--llvm/lib/Target/Alpha/AlphaRegisterInfo.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaRegisterInfo.h b/llvm/lib/Target/Alpha/AlphaRegisterInfo.h
index 04565f7bb22..7a846dcc4d7 100644
--- a/llvm/lib/Target/Alpha/AlphaRegisterInfo.h
+++ b/llvm/lib/Target/Alpha/AlphaRegisterInfo.h
@@ -30,10 +30,10 @@ struct AlphaRegisterInfo : public AlphaGenRegisterInfo {
/// Code Generation virtual methods...
void storeRegToStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MBBI,
- unsigned SrcReg, int FrameIndex,
+ unsigned SrcReg, bool isKill, int FrameIndex,
const TargetRegisterClass *RC) const;
- void storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
+ void storeRegToAddr(MachineFunction &MF, unsigned SrcReg, bool isKill,
SmallVectorImpl<MachineOperand> &Addr,
const TargetRegisterClass *RC,
SmallVectorImpl<MachineInstr*> &NewMIs) const;
OpenPOWER on IntegriCloud