diff options
| author | Anton Korobeynikov <asl@math.spbu.ru> | 2009-08-29 00:08:18 +0000 |
|---|---|---|
| committer | Anton Korobeynikov <asl@math.spbu.ru> | 2009-08-29 00:08:18 +0000 |
| commit | ece642a54c78ba3f6ac53a4ad6bc22cd0c97d022 (patch) | |
| tree | 46b711bd583397482891ab3353d9940ad679e7ae /llvm/lib/Target/ARM | |
| parent | cd41d07f29c6c60c428acb8015dc21c048488dc8 (diff) | |
| download | bcm5719-llvm-ece642a54c78ba3f6ac53a4ad6bc22cd0c97d022.tar.gz bcm5719-llvm-ece642a54c78ba3f6ac53a4ad6bc22cd0c97d022.zip | |
Do not assert on too wide splats we don't support.
llvm-svn: 80409
Diffstat (limited to 'llvm/lib/Target/ARM')
| -rw-r--r-- | llvm/lib/Target/ARM/ARMISelLowering.cpp | 10 |
1 files changed, 6 insertions, 4 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp index 8f27a3e7cfa..12d7b2ee212 100644 --- a/llvm/lib/Target/ARM/ARMISelLowering.cpp +++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp @@ -2468,10 +2468,12 @@ static SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) { unsigned SplatBitSize; bool HasAnyUndefs; if (BVN->isConstantSplat(SplatBits, SplatUndef, SplatBitSize, HasAnyUndefs)) { - SDValue Val = isVMOVSplat(SplatBits.getZExtValue(), - SplatUndef.getZExtValue(), SplatBitSize, DAG); - if (Val.getNode()) - return BuildSplat(Val, VT, DAG, dl); + if (SplatBitSize <= 64) { + SDValue Val = isVMOVSplat(SplatBits.getZExtValue(), + SplatUndef.getZExtValue(), SplatBitSize, DAG); + if (Val.getNode()) + return BuildSplat(Val, VT, DAG, dl); + } } // If there are only 2 elements in a 128-bit vector, insert them into an |
