diff options
| author | Sam Clegg <sbc@chromium.org> | 2019-03-27 23:00:12 +0000 | 
|---|---|---|
| committer | Sam Clegg <sbc@chromium.org> | 2019-03-27 23:00:12 +0000 | 
| commit | b2978c0203939300fca6a335d1aaf6f7f9004cdf (patch) | |
| tree | 9c3b68cc93d81f6c30be2731fe06c3e8bd47af8d /llvm/lib/Target/ARM | |
| parent | 1df0bb6264a39eb295a42f285f016ea698e2f198 (diff) | |
| download | bcm5719-llvm-b2978c0203939300fca6a335d1aaf6f7f9004cdf.tar.gz bcm5719-llvm-b2978c0203939300fca6a335d1aaf6f7f9004cdf.zip  | |
[ARM] Remove dead function ARMMCCodeEmitter::getSOImmOpValue
The last reference to this function was removed from the ARM
td files in 2015 in rL225266.
Differential Revision: https://reviews.llvm.org/D59868
llvm-svn: 357130
Diffstat (limited to 'llvm/lib/Target/ARM')
| -rw-r--r-- | llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 34 | 
1 files changed, 0 insertions, 34 deletions
diff --git a/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp b/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp index 5dd8a695769..acc00c70c02 100644 --- a/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp +++ b/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp @@ -282,40 +282,6 @@ public:      return MI.getOperand(Op).getReg() == ARM::CPSR;    } -  /// getSOImmOpValue - Return an encoded 12-bit shifted-immediate value. -  unsigned getSOImmOpValue(const MCInst &MI, unsigned Op, -                           SmallVectorImpl<MCFixup> &Fixups, -                           const MCSubtargetInfo &STI) const { -    const MCOperand &MO = MI.getOperand(Op); - -    // We expect MO to be an immediate or an expression, -    // if it is an immediate - that's fine, just encode the value. -    // Otherwise - create a Fixup. -    if (MO.isExpr()) { -      const MCExpr *Expr = MO.getExpr(); -      // In instruction code this value always encoded as lowest 12 bits, -      // so we don't have to perform any specific adjustments. -      // Due to requirements of relocatable records we have to use FK_Data_4. -      // See ARMELFObjectWriter::ExplicitRelSym and -      //     ARMELFObjectWriter::GetRelocTypeInner for more details. -      MCFixupKind Kind = MCFixupKind(FK_Data_4); -      Fixups.push_back(MCFixup::create(0, Expr, Kind, MI.getLoc())); -      return 0; -    } - -    unsigned SoImm = MO.getImm(); -    int SoImmVal = ARM_AM::getSOImmVal(SoImm); -    assert(SoImmVal != -1 && "Not a valid so_imm value!"); - -    // Encode rotate_imm. -    unsigned Binary = (ARM_AM::getSOImmValRot((unsigned)SoImmVal) >> 1) -      << ARMII::SoRotImmShift; - -    // Encode immed_8. -    Binary |= ARM_AM::getSOImmValImm((unsigned)SoImmVal); -    return Binary; -  } -    unsigned getModImmOpValue(const MCInst &MI, unsigned Op,                              SmallVectorImpl<MCFixup> &Fixups,                              const MCSubtargetInfo &ST) const {  | 

