summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM
diff options
context:
space:
mode:
authorNirav Dave <niravd@google.com>2018-03-19 20:19:46 +0000
committerNirav Dave <niravd@google.com>2018-03-19 20:19:46 +0000
commit3264c1bdf67349add543f1981e5fdf483f5ec41a (patch)
tree7c9c700659f5f2bcaeacfe884d91571e5b4f1b09 /llvm/lib/Target/ARM
parent9a55c1b0dce1b0f03742ceea8292dcdcdcd37509 (diff)
downloadbcm5719-llvm-3264c1bdf67349add543f1981e5fdf483f5ec41a.tar.gz
bcm5719-llvm-3264c1bdf67349add543f1981e5fdf483f5ec41a.zip
[DAG, X86] Revert r327197 "Revert r327170, r327171, r327172"
Reland ISel cycle checking improvements after simplifying node id invariant traversal and correcting typo. llvm-svn: 327898
Diffstat (limited to 'llvm/lib/Target/ARM')
-rw-r--r--llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp b/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
index 91d1aceacaa..db25603950e 100644
--- a/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
+++ b/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
@@ -500,7 +500,7 @@ bool ARMDAGToDAGISel::canExtractShiftFromMul(const SDValue &N,
void ARMDAGToDAGISel::replaceDAGValue(const SDValue &N, SDValue M) {
CurDAG->RepositionNode(N.getNode()->getIterator(), M.getNode());
- CurDAG->ReplaceAllUsesWith(N, M);
+ ReplaceUses(N, M);
}
bool ARMDAGToDAGISel::SelectImmShifterOperand(SDValue N,
OpenPOWER on IntegriCloud