diff options
| author | Eric Christopher <echristo@gmail.com> | 2015-01-30 01:30:01 +0000 |
|---|---|---|
| committer | Eric Christopher <echristo@gmail.com> | 2015-01-30 01:30:01 +0000 |
| commit | 2a0bc68457cba491ffecdabffc2b3f76de48ee99 (patch) | |
| tree | 6af61aaaaf59ff338f2833fddfe0a7b5ac68827e /llvm/lib/Target/ARM | |
| parent | 39b9524f82ea2c7af051a293ed6a0f4c308c705f (diff) | |
| download | bcm5719-llvm-2a0bc68457cba491ffecdabffc2b3f76de48ee99.tar.gz bcm5719-llvm-2a0bc68457cba491ffecdabffc2b3f76de48ee99.zip | |
Remove calls to bare getSubtarget and clean up the functions
accordingly.
llvm-svn: 227535
Diffstat (limited to 'llvm/lib/Target/ARM')
| -rw-r--r-- | llvm/lib/Target/ARM/ARMInstrInfo.cpp | 15 | ||||
| -rw-r--r-- | llvm/lib/Target/ARM/ARMTargetObjectFile.cpp | 5 |
2 files changed, 9 insertions, 11 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrInfo.cpp b/llvm/lib/Target/ARM/ARMInstrInfo.cpp index 6fa9a359f1a..9ef2204a87f 100644 --- a/llvm/lib/Target/ARM/ARMInstrInfo.cpp +++ b/llvm/lib/Target/ARM/ARMInstrInfo.cpp @@ -144,19 +144,19 @@ namespace { ARMFunctionInfo *AFI = MF.getInfo<ARMFunctionInfo>(); if (AFI->getGlobalBaseReg() == 0) return false; - - const ARMTargetMachine *TM = - static_cast<const ARMTargetMachine *>(&MF.getTarget()); - if (TM->getRelocationModel() != Reloc::PIC_) + const ARMSubtarget &STI = + static_cast<const ARMSubtarget &>(MF.getSubtarget()); + const TargetMachine &TM = MF.getTarget(); + if (TM.getRelocationModel() != Reloc::PIC_) return false; LLVMContext *Context = &MF.getFunction()->getContext(); unsigned ARMPCLabelIndex = AFI->createPICLabelUId(); - unsigned PCAdj = TM->getSubtarget<ARMSubtarget>().isThumb() ? 4 : 8; + unsigned PCAdj = STI.isThumb() ? 4 : 8; ARMConstantPoolValue *CPV = ARMConstantPoolSymbol::Create( *Context, "_GLOBAL_OFFSET_TABLE_", ARMPCLabelIndex, PCAdj); - unsigned Align = TM->getDataLayout()->getPrefTypeAlignment( + unsigned Align = TM.getDataLayout()->getPrefTypeAlignment( Type::getInt32PtrTy(*Context)); unsigned Idx = MF.getConstantPool()->getConstantPoolIndex(CPV, Align); @@ -165,8 +165,6 @@ namespace { DebugLoc DL = FirstMBB.findDebugLoc(MBBI); unsigned TempReg = MF.getRegInfo().createVirtualRegister(&ARM::rGPRRegClass); - const ARMSubtarget &STI = - static_cast<const ARMSubtarget &>(MF.getSubtarget()); unsigned Opc = STI.isThumb2() ? ARM::t2LDRpci : ARM::LDRcp; const TargetInstrInfo &TII = *STI.getInstrInfo(); MachineInstrBuilder MIB = BuildMI(FirstMBB, MBBI, DL, @@ -185,7 +183,6 @@ namespace { if (Opc == ARM::PICADD) AddDefaultPred(MIB); - return true; } diff --git a/llvm/lib/Target/ARM/ARMTargetObjectFile.cpp b/llvm/lib/Target/ARM/ARMTargetObjectFile.cpp index 1dd15b7527e..80f03c62bbf 100644 --- a/llvm/lib/Target/ARM/ARMTargetObjectFile.cpp +++ b/llvm/lib/Target/ARM/ARMTargetObjectFile.cpp @@ -8,7 +8,7 @@ //===----------------------------------------------------------------------===// #include "ARMTargetObjectFile.h" -#include "ARMSubtarget.h" +#include "ARMTargetMachine.h" #include "llvm/ADT/StringExtras.h" #include "llvm/IR/Mangler.h" #include "llvm/MC/MCAsmInfo.h" @@ -27,7 +27,8 @@ using namespace dwarf; void ARMElfTargetObjectFile::Initialize(MCContext &Ctx, const TargetMachine &TM) { - bool isAAPCS_ABI = TM.getSubtarget<ARMSubtarget>().isAAPCS_ABI(); + bool isAAPCS_ABI = static_cast<const ARMTargetMachine &>(TM).TargetABI == + ARMTargetMachine::ARMABI::ARM_ABI_AAPCS; TargetLoweringObjectFileELF::Initialize(Ctx, TM); InitializeELF(isAAPCS_ABI); |

