summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2011-06-28 20:44:22 +0000
committerEvan Cheng <evan.cheng@apple.com>2011-06-28 20:44:22 +0000
commit0beca53a298ce0a670bb0178e21bdf5068b866fb (patch)
treebd2c05789d65bcefab0fe0c4777f3bc1faf07c72 /llvm/lib/Target/ARM
parentdf8974ef2f068fe2aefdc1b717b0144e49ab42ae (diff)
downloadbcm5719-llvm-0beca53a298ce0a670bb0178e21bdf5068b866fb.tar.gz
bcm5719-llvm-0beca53a298ce0a670bb0178e21bdf5068b866fb.zip
Hide more details in tablegen generated MCRegisterInfo ctor function.
llvm-svn: 134027
Diffstat (limited to 'llvm/lib/Target/ARM')
-rw-r--r--llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
index 8f10343a627..fa937f352e5 100644
--- a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
@@ -58,8 +58,7 @@ EnableBasePointer("arm-use-base-pointer", cl::Hidden, cl::init(true),
ARMBaseRegisterInfo::ARMBaseRegisterInfo(const ARMBaseInstrInfo &tii,
const ARMSubtarget &sti)
- : ARMGenRegisterInfo(ARMRegDesc, ARMRegInfoDesc,
- ARM::ADJCALLSTACKDOWN, ARM::ADJCALLSTACKUP),
+ : ARMGenRegisterInfo(ARM::ADJCALLSTACKDOWN, ARM::ADJCALLSTACKUP),
TII(tii), STI(sti),
FramePtr((STI.isTargetDarwin() || STI.isThumb()) ? ARM::R7 : ARM::R11),
BasePtr(ARM::R6) {
OpenPOWER on IntegriCloud