diff options
| author | Tim Northover <tnorthover@apple.com> | 2014-04-15 14:00:11 +0000 | 
|---|---|---|
| committer | Tim Northover <tnorthover@apple.com> | 2014-04-15 14:00:11 +0000 | 
| commit | 6e27b8ded54d0388a242aca4a0d648aa55f9add9 (patch) | |
| tree | 1cf2f7b8f219c743393b2ebc1bc2f4061aa295ee /llvm/lib/Target/ARM64/ARM64ISelLowering.cpp | |
| parent | 221b583951edb9d6da21ba8caaabc247f5f622f5 (diff) | |
| download | bcm5719-llvm-6e27b8ded54d0388a242aca4a0d648aa55f9add9.tar.gz bcm5719-llvm-6e27b8ded54d0388a242aca4a0d648aa55f9add9.zip | |
AArch64/ARM64: add support for large code-model jump tables.
I've left the MachO CodeGen as it is, there's a reasonable chance it should use
the GOT like ConstPools, but I'm not certain.
llvm-svn: 206288
Diffstat (limited to 'llvm/lib/Target/ARM64/ARM64ISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/ARM64/ARM64ISelLowering.cpp | 11 | 
1 files changed, 11 insertions, 0 deletions
| diff --git a/llvm/lib/Target/ARM64/ARM64ISelLowering.cpp b/llvm/lib/Target/ARM64/ARM64ISelLowering.cpp index cfb9d1e2da3..adf8abb57b5 100644 --- a/llvm/lib/Target/ARM64/ARM64ISelLowering.cpp +++ b/llvm/lib/Target/ARM64/ARM64ISelLowering.cpp @@ -3546,6 +3546,17 @@ SDValue ARM64TargetLowering::LowerJumpTable(SDValue Op,    EVT PtrVT = getPointerTy();    SDLoc DL(Op); +  if (getTargetMachine().getCodeModel() == CodeModel::Large && +      !Subtarget->isTargetMachO()) { +    const unsigned char MO_NC = ARM64II::MO_NC; +    return DAG.getNode( +        ARM64ISD::WrapperLarge, DL, PtrVT, +        DAG.getTargetJumpTable(JT->getIndex(), PtrVT, ARM64II::MO_G3), +        DAG.getTargetJumpTable(JT->getIndex(), PtrVT, ARM64II::MO_G2 | MO_NC), +        DAG.getTargetJumpTable(JT->getIndex(), PtrVT, ARM64II::MO_G1 | MO_NC), +        DAG.getTargetJumpTable(JT->getIndex(), PtrVT, ARM64II::MO_G0 | MO_NC)); +  } +    SDValue Hi = DAG.getTargetJumpTable(JT->getIndex(), PtrVT, ARM64II::MO_PAGE);    SDValue Lo = DAG.getTargetJumpTable(JT->getIndex(), PtrVT,                                        ARM64II::MO_PAGEOFF | ARM64II::MO_NC); | 

