summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/Thumb2RegisterInfo.h
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-10-28 17:33:28 +0000
committerJim Grosbach <grosbach@apple.com>2009-10-28 17:33:28 +0000
commit294aea709e55910418ec31bf1d5ba1b1d22c234a (patch)
treef23029a9af713a5c6a421298e08749cac2a352c5 /llvm/lib/Target/ARM/Thumb2RegisterInfo.h
parent7e4e44f5fa611ac351dac736d5a7819f19056ba4 (diff)
downloadbcm5719-llvm-294aea709e55910418ec31bf1d5ba1b1d22c234a.tar.gz
bcm5719-llvm-294aea709e55910418ec31bf1d5ba1b1d22c234a.zip
Cleanup now that frame index scavenging via post-pass is working for ARM and Thumb2.
llvm-svn: 85406
Diffstat (limited to 'llvm/lib/Target/ARM/Thumb2RegisterInfo.h')
-rw-r--r--llvm/lib/Target/ARM/Thumb2RegisterInfo.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/Thumb2RegisterInfo.h b/llvm/lib/Target/ARM/Thumb2RegisterInfo.h
index a63c60b73b8..a2956305868 100644
--- a/llvm/lib/Target/ARM/Thumb2RegisterInfo.h
+++ b/llvm/lib/Target/ARM/Thumb2RegisterInfo.h
@@ -35,8 +35,6 @@ public:
unsigned DestReg, unsigned SubIdx, int Val,
ARMCC::CondCodes Pred = ARMCC::AL,
unsigned PredReg = 0) const;
-
- bool requiresRegisterScavenging(const MachineFunction &MF) const;
};
}
OpenPOWER on IntegriCloud