summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMTargetMachine.cpp
diff options
context:
space:
mode:
authorJames Molloy <james.molloy@arm.com>2014-06-16 16:42:53 +0000
committerJames Molloy <james.molloy@arm.com>2014-06-16 16:42:53 +0000
commitf6419cfb143dc6fb4f5919ec74d65d187f6bbf7b (patch)
treeed104c8d513e83922a760ad1633564bd9a1de8d6 /llvm/lib/Target/ARM/ARMTargetMachine.cpp
parent95cf2f25feb6c9354961497e1987afea49a07ed3 (diff)
downloadbcm5719-llvm-f6419cfb143dc6fb4f5919ec74d65d187f6bbf7b.tar.gz
bcm5719-llvm-f6419cfb143dc6fb4f5919ec74d65d187f6bbf7b.zip
Refactor the disabling of Thumb-1 LDM/STM generation
Originally I switched the LD/ST optimizer off in TargetMachine as it was previously, but Eric has suggested he'd prefer that it be short-circuited in the pass itself. No functionality change. llvm-svn: 211037
Diffstat (limited to 'llvm/lib/Target/ARM/ARMTargetMachine.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMTargetMachine.cpp10
1 files changed, 3 insertions, 7 deletions
diff --git a/llvm/lib/Target/ARM/ARMTargetMachine.cpp b/llvm/lib/Target/ARM/ARMTargetMachine.cpp
index d1e7b4fcf5f..a93824230d7 100644
--- a/llvm/lib/Target/ARM/ARMTargetMachine.cpp
+++ b/llvm/lib/Target/ARM/ARMTargetMachine.cpp
@@ -203,8 +203,7 @@ bool ARMPassConfig::addInstSelector() {
}
bool ARMPassConfig::addPreRegAlloc() {
- // FIXME: Temporarily disabling Thumb-1 pre-RA Load/Store optimization pass
- if (getOptLevel() != CodeGenOpt::None && !getARMSubtarget().isThumb1Only())
+ if (getOptLevel() != CodeGenOpt::None)
addPass(createARMLoadStoreOptimizationPass(true));
if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA9())
addPass(createMLxExpansionPass());
@@ -219,11 +218,8 @@ bool ARMPassConfig::addPreRegAlloc() {
bool ARMPassConfig::addPreSched2() {
if (getOptLevel() != CodeGenOpt::None) {
- // FIXME: Temporarily disabling Thumb-1 post-RA Load/Store optimization pass
- if (!getARMSubtarget().isThumb1Only()) {
- addPass(createARMLoadStoreOptimizationPass());
- printAndVerify("After ARM load / store optimizer");
- }
+ addPass(createARMLoadStoreOptimizationPass());
+ printAndVerify("After ARM load / store optimizer");
if (getARMSubtarget().hasNEON())
addPass(createExecutionDependencyFixPass(&ARM::DPRRegClass));
OpenPOWER on IntegriCloud